Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

DA7280 Datasheet(PDF) 12 Page - Dialog Semiconductor

Part # DA7280
Description  LRA/ERM Haptic Driver with Multiple Input Triggers, Integrated Waveform Memory and Wideband Support
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DIALOG [Dialog Semiconductor]
Direct Link  http://www.dialog-semiconductor.com/
Logo DIALOG - Dialog Semiconductor

DA7280 Datasheet(HTML) 12 Page - Dialog Semiconductor

Back Button DA7280 Datasheet HTML 8Page - Dialog Semiconductor DA7280 Datasheet HTML 9Page - Dialog Semiconductor DA7280 Datasheet HTML 10Page - Dialog Semiconductor DA7280 Datasheet HTML 11Page - Dialog Semiconductor DA7280 Datasheet HTML 12Page - Dialog Semiconductor DA7280 Datasheet HTML 13Page - Dialog Semiconductor DA7280 Datasheet HTML 14Page - Dialog Semiconductor DA7280 Datasheet HTML 15Page - Dialog Semiconductor DA7280 Datasheet HTML 16Page - Dialog Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 76 page
background image
DA7280
LRA/ERM Haptic Driver with Multiple Input Triggers,
Integrated Waveform Memory and Wideband Support
Datasheet
Revision 3.0
30-Jul-2019
CFR0011-120-00
12 of 76
© 2019 Dialog Semiconductor
4.4
Timing Characteristics
Unless otherwise noted, the parameters listed in Table 8 are valid for TA = 25 ºC, VDD = 3.8 V, and
VDDIO = 1.8 V.
Table 8: Timing Characteristics
Parameter
Description
Conditions
Min
Typ
Max
Unit
tON
Cold boot to IDLE state time
VDD present and PoR released
1.2
1.5
ms
tOUT_IDLE
Time to output from IDLE
state
From GPI or I2C trigger to output
drive
0.75
ms
tOUT_STANDBY
Time to output from
STANDBY state
From GPI or I2C trigger to output
drive
0.15
ms
STOP
SDA
SCL
tFALL
tRISE
tFALL
START
tHOLD_START
tHOLD_DATA
1/fSCL
70%
30%
70%
30%
tSETUP_DATA
tLO_SCL
tHI_SCL
tDATA
ACK
tDATA_ACK
tSETUP_STOP
tSETUP_START
Figure 4: I2C Interface Timing
Table 9: I2C Interface Timing Requirements
Parameter
Description
Conditions
Min
Max
Unit
tBUF
Bus free time from STOP to START condition
0.5
µs
Standard, Fast, and Fast-Plus Modes
CBUS
Bus line capacitive load
520
pF
fSCL
SCL clock frequency
0
1000
(Note 1)
kHz
tSETUP_START
Start condition setup time
0.26
µs
tHOLD_START
Start condition hold time
0.26
µs
tLO_SCL
SCL low time
0.5
µs
tHI_SCL
SCL high time
0.26
µs
tRISE
SCL and SDA rise time
120
ns
tFALL
SCL and SDA fall time
120
ns
tSETUP_DATA
Data setup time
50
ns
tHOLD_DATA
Data hold-time
0
ns
tSETUP_STOP
Stop condition setup time
0.26
µs
tDATA
Data valid time
0.45
µs
tDATA_ACK
Data valid acknowledge time
0.45
µs
tSPIKE
Spike suppression (SCL, SDA)
Fast/Fast+ mode
50
ns
Note 1
fSCL maximum is 400 kHz at VDDIO
≤ 1.65 V and 1000 kHz at VDDIO > 1.65 V.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com