| Electronic Components Datasheet Search |
|
DS20006554A Datasheet(PDF) 61 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
DS20006554A Datasheet(HTML) 61 Page - Microchip Technology |
|
61 / 94 page ![]() ZL30260-ZL30263 Data Sheet 61 © 2021 Microchip Technology Inc. DS20006554A Register Name: F1CR1 Register Description: APLL Fractional Output Divider Control Register 1 Register Address: 140h Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Name MODE[3:0] — FDL[2:0] Default 0 0 0 0 0 1 0 0 Bits 7 to 4: APLL Fractional Output Divider Mode (MODE[3:0]). 0000 = Normal, divider-only operation 0001 = NCO or spread-spectrum operation Other values reserved Bits 2 to 0: APLL Fractional Output Divider Write Length (FDL[2:0]). This field indicates the last register to write of the FDIV multiregister field where “last register” is as described in section 6.1.3. The number of the last register to write is FDL+1. Changing this field from its default value can be useful in NCO mode to reduce SPI or I2C bus usage when NCO changes only affect the least significant bytes of FDIV. Register Name: F1DIV1 Register Description: APLL Fractional Output Divider Register 1 Register Address: 141h Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Name FDIV[7:0] Default 0 0 0 0 0 0 0 0 Bits 7 to 0: Fractional Output Divider Value (FDIV[7:0]). The full 40-bit FDIV[39:0] field spans the F1DIV1 through F1DIV5 registers. FDIV is an unsigned number with 4 integer bits (FDIV[39:36]) and up to 36 fractional bits. FDIV specifies the fixed-point term of the fractional output divider value. The value FDIV=0 is undefined. Unused least significant bits must be written with 0. See section 5.5.5. Register Name: F1DIV2 Register Description: APLL Fractional Output Divider Register 2 Register Address: 142h Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Name FDIV[15:8] Default 0 0 0 0 0 0 0 0 Bits 7 to 0: Fractional Output Divider Value (FDIV[15:8]). See the F1DIV1 register description. Register Name: F1DIV3 Register Description: APLL Fractional Output Divider Register 3 Register Address: 143h Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Name FDIV[23:16] Default 0 0 0 0 0 0 0 0 Bits 7 to 0: Fractional Output Divider Value (FDIV[23:16]). See the F1DIV1 register description. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |