Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

WM8580 Datasheet(PDF) 13 Page - Wolfson Microelectronics plc

Part # WM8580
Description  Multichannel CODEC with S/PDIF Transceiver
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8580 Datasheet(HTML) 13 Page - Wolfson Microelectronics plc

Back Button WM8580 Datasheet HTML 9Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 10Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 11Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 12Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 13Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 14Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 15Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 16Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 17Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 92 page
background image
Product Preview
WM8580
w
PP Rev 1.0 March 2006
13
DIGITAL AUDIO INTERFACE – SLAVE MODE
Figure 3 Digital Audio Data Timing – Slave Mode
Test Conditions
AVDD, PVDD = 5V, DVDD = 3.3V, AGND = 0V, PGND,DGND = 0V, TA = +25
oC, Slave Mode, fs = 48kHz, MCLK and
ADCMCLK = 256fs unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Audio Data Input Timing Information
PAIFTX_BCLK/
PAIFRX_BCLK/SAIF_BCLK cycle
time
tBCY
50
ns
PAIFTX_BCLK/
PAIFRX_BCLK/SAIF_BCLK pulse
width high
tBCH
20
ns
PAIFTX_BCLK/
PAIFRX_BCLK/SAIF_BCLK pulse
width low
tBCL
20
ns
PAIFTX_LRCLK/
PAIFRX_LRCLK/SAIF_BCLK set-up
time to PAIFTX_BCLK/
PAIFRX_BCLK/SAIF_BCLK rising
edge
tLRSU
10
ns
PAIFTX_LRCLK/
PAIFRX_LRCLK/
SAIF_LRCLK hold time from
PAIFTX_BCLK/
PAIFRX_BCLK/SAIF_BCLK rising
edge
tLRH
10
ns
DIN1/2/3/SAIF_DIN set-up time to
PAIFRX_BCLK/
SAIF_BCLK rising edge
tDS
10
ns
DIN1/2/3/SAIF_DIN hold time from
PAIFRX_BCLK/SAIF_BCLK rising
edge
tDH
10
ns
DOUT/SAIF_DOUT propagation
delay from
PAIFTX_BCLK/SAIF_BCLK falling
edge
tDD
0
10
ns
Table 5 Digital Audio Data Timing – Slave Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com