WM8580 datasheet(28/92 Pages) WOLFSON

28 / 92 page

WM8580

Product Preview

PP Rev 1.0 March 2006

PAIFTXBCP

PAIF Receiver BCLK polarity

0 = BCLK not inverted

1 = BCLK inverted

1:0

SAIFFMT

[1:0]

SAIF Audio Data Format Select

11: DSP Format

10: I

2S Format

01: Left justified

00: Right justified

3:2

SAIFWL

[1:0]

SAIF Audio Data Word Length

11: 32 bits (see Note 1/2)

10: 24 bits

01: 20 bits

00: 16 bits

SAIFLRP

In LJ/RJ/I

2S modes

0 = LRCLK not inverted

1 = LRCLK inverted

In DSP Format:

0 = DSP Mode A

1 = DSP Mode B

SAIFBCP

SAIF BCLK polarity

0 = BCLK not inverted

1 = BCLK inverted

R14

SAIF 2

0Eh

SAIF_EN

SAIF Enable

0 = SAIF disabled

1 = SAIF enabled

Table 16 Audio Interface Control

Notes

Right Justified mode does not support 32-bit data. If word length xAIFxxWL=11b in Right

Justified mode, the word length is forced to 24 bits.

In all modes, the data is signed 2's complement. The digital filters internal signal paths process

24-bit data. If the device is programmed to receive 16 or 20 bit data, the device pads the unused

LSBs with zeros. If the device is programmed into 32 bit mode, the 8 LSBs are ignored.

In 24 bit I

2S mode, any data width of 24 bits or less is supported provided that LRCLK is high for

a minimum of 24 BCLK cycles and low for a minimum of 24 BCLK cycles. If exactly 32 bit

clocks occur in one full left/right clock period the interface will auto detect and configure a 16 bit

data word length.

WM8580 Datasheet(PDF) 28 Page - Wolfson Microelectronics plc

WM8580 Datasheet(HTML) 28 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

Datasheet Download

Link URL