Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 323 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 323 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 319Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 320Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 321Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 322Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 323Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 324Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 325Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 326Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 327Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 323 / 1302 page
background image
Memory Map/Register Definition
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
Freescale Semiconductor
7-19
Figure 7-20 shows the L2 error attributes capture register (L2ERRATTR).
Table 7-15 describes L2ERRATTR fields.
0 1
2
3
4
5
7
8
9 10
11
15
16 1718
1920
30
31
R0 0
DWNUM
0
TRANSSIZ BURST
00
TRANSSRC
00
TRANSTYPE
0 0 00 00 00 00 0
VALINFO
W
Reset
0000_0000_0000_0000_0000_0000_0000_0000
Offset
0x2_0E4C
Figure 7-20. L2 Error Attributes Capture Register (L2ERRATTR)
Table 7-15. L2ERRATTR Field Descriptions
Bits
Name
Description
0–1
—
Reserved
2–3
DWNUM
Double-word number of the detected error (data ECC errors only)
4—
Reserved
5–7
TRANSSIZ
Transaction size for detected error
Single-beat
Burst
000 8 bytes
Reserved
001 1 byte
16 bytes
010 2 bytes
32 bytes
011 3 bytes
Reserved
Single-beat
Burst
100 4 bytes
Reserved
101 5 bytes
Reserved
110 6 bytes
Reserved
111 7 bytes
Reserved
8
BURST
Burst transaction for detected error
0 Single-beat (
≤ 64 bits) transaction
1 Burst transaction
9–10
—
Reserved
11–15
TRANSSRC Transaction source for detected error
00000External (system logic)
10000Processor (instruction)
10001Processor (data)
16–17
—
Reserved
18–19
TRANSTYP
E
Transaction type for detected error
00 Snoop (tag/status read)
01 Write
10 Read
11 Read-modify-write
20–30
—
Reserved
31
VALINFO
L2 capture registers valid
0 L2 capture registers contain no valid information or no enabled errors were detected.
1 L2 capture registers contain information of the first detected error which has reporting
enabled. Software must clear this bit to unfreeze error capture so error detection hardware
can overwrite the capture address/data/attributes for a newly detected error.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com