Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 319 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 319 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 315Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 316Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 317Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 318Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 319Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 320Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 321Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 322Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 323Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 319 / 1302 page
background image
Memory Map/Register Definition
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
Freescale Semiconductor
7-15
7.3.1.5.2
Error Control and Capture Registers
The error control and capture registers control detection and reporting of tag parity, ECC and L2
configuration errors. L2 configuration errors are illegal combinations of L2 size and block size and
are detected when the L2 is enabled (L2CTL[L2E] = 1). Figure 7-14 shows the L2 error capture
data high register (L2CAPTDATAHI).
Table 7-9 describes L2CAPTDATAHI[L2DATA] fields.
Figure 7-15 shows the L2 error capture data low register (L2CAPTDATALO).
23
DERRIEN
L2 data array error injection enable
0 No data errors are injected.
1 Subsequent entries written to the L2 data array have data or ECC bits inverted as specified
in the data and ECC error injection masks and/or data path byte mirrored onto ECC as
specified by ECC mirror byte enable.
Note: if both ECC mirror byte and data error injection are enabled, ECC mask error injection is
performed on the mirrored ECC.
24–31
ECCERRI
M
Error injection mask for the ECC bits. A set bit corresponding to an ECC bit causes that bit to be
inverted on SRAM writes if DERRIEN = 1.
0
31
RL2DATA
W
Reset
All zeros
Offset
0x2_0E20
Figure 7-14. L2 Error Capture Data High Register (L2CAPTDATAHI)
Table 7-9. L2CAPTDATAHI Field Description
Bits
Name
Description
0–31
L2DATA
L2 data high word
0
31
RL2DATA
W
Reset
All zeros
Offset
0x2_0E24
Figure 7-15. L2 Error Capture Data Low Register (L2CAPTDATALO)
Table 7-8. L2ERRINJCTL Field Descriptions (continued)
Bits
Name
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com