Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 388 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 388 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 384Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 385Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 386Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 387Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 388Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 389Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 390Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 391Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 392Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 388 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
9-34
Freescale Semiconductor
DDR Memory Controller
9.5.4
SDRAM Interface Timing
The DDR memory controller supports four-beat bursts to SDRAM. For single-beat reads, the DDR
memory controller performs a four-beat burst read, but ignores the last three beats. Single-beat
writes are performed by masking the last three beats of the four-beat burst using the data mask
MDM[0:8]. If ECC is disabled, writes smaller than double words are performed by appropriately
activating the data mask. If ECC is enabled, the controller performs a read-modify write.
NOTE
If a second read or write is pending, reads shorter than four beats are
not terminated early even if some data is irrelevant.
To accommodate available memory technologies across a wide spectrum of operating frequencies,
the DDR memory controller allows the setting of the intervals defined in Table 9-29 with
granularity of one memory clock cycle, except for CASLAT, which can be programmed with 1/2
clock granularity.
Table 9-28. SDRAM Command Table
Operation
CKE
Prev.
CKE
Current
MCS
MRAS
MCAS MWE
MBA
MA10
MA
Activate
H
H
L
L
H
H
Logical bank
select
Row
Row
Precharge select
logical bank
H
H
L
L
H
L
Logical bank
select
LX
Precharge all
logical banks
HH
L
L
H
L
X
H
X
Read
H
H
L
H
L
H
Logical bank
select
L
Column
Read with auto
precharge
H
H
L
H
L
H
Logical bank
select
H
Column
Write
H
H
L
H
L
L
Logical bank
select
L
Column
Write with auto
precharge
H
H
L
H
L
L
Logical bank
select
H
Column
Mode register set
H
H
L
L
L
L
Opcode
Opcode
Opcode and mode
Auto refresh
H
H
L
L
L
H
X
X
X
Self refresh
H
L
L
L
L
H
X
X
X



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com