| Electronic Components Datasheet Search |
|
MPC8540 Datasheet(PDF) 422 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8540 Datasheet(HTML) 422 Page - Freescale Semiconductor, Inc |
|
422 / 1302 page ![]() MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1 10-18 Freescale Semiconductor Programmable Interrupt Controller Table 10-10 describes the VIR fields. 10.3.1.4 Processor Initialization Register (PIR) The processor initialization register in the PIC provides a mechanism for software to reset the processor. The core_reset signal to the processor is held active until a zero is written to the processor initialization register field. Thus, PIR should only be written by an external host and the external host should wait at least 100 µsec to clear this field after writing it. The processor should not attempt to write to PIR because writing to it resets the core, and the core will not be able to clear the reset field, and so it would remain in reset indefinitely. Note that although the architecture was designed to support multiple processing cores, only fields corresponding to processors on the device are implemented, as shown in Figure 10-6. In a uniprocessor system, only PIR[P0] is implemented. Figure 10-6. Processor Initialization Register (PIR) Table 10-11 describes the PIR fields. Table 10-10. VIR Field Descriptions Bits Name Description 0–7 — Reserved 8–15 STEP Stepping. Indicates the silicon revision for this device. Has no meaning when the VENDOR ID value is zero. 16–23 DEVICE ID Device identification. Vendor-specified identifier for this device. Has no meaning when the VENDOR ID value is zero. 24–31 VENDOR ID Vendor identification. Specifies the manufacturer of this part. A value of zero implies a generic PIC-compliant device. 0 30 31 R 0000 000 000 000 0000 000 000 000 000 00 P0 W Reset 0000_0000_0000_0000_0000_0000_0000_0000 Offset 0x4_1090 Table 10-11. PIR Field Descriptions Bits Name Description 0–30 — Reserved 31 P0 Processor 0 core reset. Setting this bit causes the PIC unit to assert the core_reset signal to processor 0 (the e500 core). |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |