Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 474 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 474 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 470Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 471Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 472Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 473Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 474Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 475Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 476Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 477Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 478Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 474 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
11-20
Freescale Semiconductor
I2C Interface
11.5 Initialization/Application Information
This section describes some programming guidelines recommended for the I
2C interface.
Figure 11-11 is a recommended flowchart for I2C interrupt service routines.
The I
2C registers in this chapter are shown in big-endian format. If the system is in little-endian
mode, software must swap the bytes appropriately. This appropriate byte swapping is needed as
I
2C registers are byte registers. Also, an msync assembly instruction must be executed after each
I
2C register read/write access to guarantee in-order execution.
The I2C controller does not guarantee its recovery from all illegal I2C bus activity. In addition, a
malfunctioning device may hold the bus captive. A good programming practice is for software to
rely on a watchdog timer to help recover from I2C bus hangs. The recovery routine should also
handle the case when the status bits returned after an interrupt are not consistent with what was
expected due to illegal I2C bus protocol behavior.
11.5.1
Initialization Sequence
A hard reset initializes all the I2C registers to their default states. The following initialization
sequence initializes the I
2C unit:
1. All I
2C registers must be located in a cache-inhibited page.
2. Update I2CFDR[FDR] and select the required division ratio to obtain the SCL frequency
from the CCB (platform) clock.
ACS
BYTE_EN
1
ADDR[0–1]
Last Configuration
Preload Command
ADDR[2–9]
ADDR[10–17]
DATA[0–7]
DATA[8–15]
DATA[16–23]
DATA[24–31]
00
0
0
0
0
0
0
End Command
00
0
0
0
0
0
0
00
0
0
0
0
0
0
CRC[0–7]
Cyclic Redundancy
Check
CRC[8–15]
CRC[16–23]
CRC[24–31]
Figure 11-10. EEPROM Contents (continued)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com