Electronic Components Datasheet Search
  English  ▼

X  

MPC8540 Datasheet(PDF) 840 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 840 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 836Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 837Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 838Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 839Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 840Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 841Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 842Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 843Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 844Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 840 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
16-18
Freescale Semiconductor
PCI/PCI-X Bus Interface
16.3.1.1 PCI/X Configuration Access Registers
The PCI/X configuration header, shown in Figure 16-25 and Figure 16-26, is accessed through an
indirect method using a pair of 32-bit memory-mapped access registers, CFG_ADDR at offset
0x0_8000 and CFG_DATA at offset 0x0_8004.
16.3.1.1.1 PCI/X Configuration Address Register (CFG_ADDR)
The CFG_ADDR register is shown in Figure 16-3.
Figure 16-3. PCI/X CFG_ADDR Register
0x0_8E00
ERR_DR—PCI/X error detect register
Special
0x0000_0000
16.3.1.4.1/16-29
0x0_8E04
ERR_CAP_DR—PCI/X error capture disabled register
R/W
0x0000_0000
16.3.1.4.2/16-30
0x0_8E08
ERR_EN—PCI/X error enable register
R/W
0x0000_0000
16.3.1.4.3/16-31
0x0_8E0C
ERR_ATTRIB—PCI/X error attributes capture register
R/W
0x0000_0000
16.3.1.4.4/16-32
0x0_8E10
ERR_ADDR—PCI/X error address capture register
R/W
0x0000_0000
16.3.1.4.5/16-33
0x0_8E14
ERR_EXT_ADDR—PCI/X error extended address capture
register
R/W
0x0000_0000
16.3.1.4.6/16-34
0x0_8E18
ERR_DL—PCI/X error data low capture register
R/W
0x0000_0000
16.3.1.4.7/16-34
0x0_8E1C
ERR_DH—PCI/X error data high capture register
R/W
0x0000_0000
16.3.1.4.8/16-34
0x0_8E20
GAS_TIMR—PCI/X gasket timer register
R/W
0x0000_0000
16.3.1.4.9/16-35
0x0_8E24
PCIX_TIMR—PCI-X split completion timer register
R/W
0x0000_0000
16.3.1.4.10/16-3
6
0x0_8E28–
0x0_8EFC
Reserved
—
—
0x0_8F00–
0x0_8FFC
Reserved for debug
—
—
0
7
8
1516
20 21
23 24
293031
R
EN
0
0
0
0000
Bus Number
Device
Number
Function
Number
Register Number
00
W
Reset
0000_0000_0000_0000_0000_0000_0000_0000
Offset
0x0_8000
Table 16-3. PCI/X Memory-Mapped Register Map (continued)
Offset
Register
Access
Reset
Section/Page



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com