80C554 datasheet(6/76 Pages) PHILIPS

6 / 76 page

Philips Semiconductors

Preliminary specification

80C554/83C554/87C554

80C51 8-bit microcontroller – 6 clock operation

16K/512 OTP/ROM/ROMless, 7 channel 10 bit A/D, I2C, PWM,

capture/compare, high I/O, 64L LQFP

2000 Nov 10

PIN DESCRIPTION (Continued)

PIN NO.

MNEMONIC

LQFP

TYPE

NAME AND FUNCTION

P4.0-P4.7

14–21

I/O

Port 4: 8-bit programmable I/O port. Alternate functions include:

14–19

CMSR0-CMSR5 (P4.0-P4.5): Timer T2 compare and set/reset outputs on a match with timer T2.

20, 21

CMT0, CMT1 (P4.6, P4.7): Timer T2 compare and toggle outputs on a match with timer T2.

Port 4 has four modes selected on a per bit basis by writing to the P4M1 and P4M2 registers as

follows:

P4M1.x

P4M2.x

Mode Description

Pseudo-bidirectional (standard c51 configuration; default)

Push-Pull

High impedance

Open drain

P5.0-P5.6

2–8

Port 5: 8-bit input port.

ADC0-ADC7 (P5.0-P5.7): Alternate function: Seven input channels to the ADC.

RST

I/O

Reset: Input to reset the 87C554. It also provides a reset pulse as output when timer T3 overflows.

XTAL1

Crystal Input 1: Input to the inverting amplifier that forms the oscillator, and input to the internal

clock generator. Receives the external clock signal when an external oscillator is used.

XTAL2

Crystal Input 2: Output of the inverting amplifier that forms the oscillator. Left open-circuit when an

external clock is used.

VSS

41–42

Digital ground.

PSEN

Program Store Enable: Active-low read strobe to external program memory.

ALE/PROG

Address Latch Enable: Latches the low byte of the address during accesses to external memory.

It is activated every six oscillator periods. During an external data memory access, one ALE pulse

is skipped. ALE can drive up to eight LS TTL inputs and handles CMOS inputs without an external

pull-up. This pin is also the program pulse input (PROG) during EPROM programming.

EA/VPP

External Access: When EA is held at TTL level high, the CPU executes out of the internal program

ROM provided the program counter is less than 16,384. When EA is held at TTL low level, the CPU

executes out of external program memory. EA is not allowed to float. This pin also receives the

12.75 V programming supply voltage (VPP) during EPROM programming.

AVREF–

Analog to Digital Conversion Reference Resistor: Low-end.

AVREF+

Analog to Digital Conversion Reference Resistor: High-end.

AVSS

Analog Ground

AVDD

Analog Power Supply

NOTE:

1. To avoid “latch-up” effect at power-on, the voltage on any pin at any time must not be higher or lower than VDD + 0.5 V or VSS – 0.5 V,

respectively.

80C554 Datasheet(PDF) 6 Page - NXP Semiconductors

80C554 Datasheet(HTML) 6 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

Datasheet Download

Link URL