| Electronic Components Datasheet Search |
|
80C554 Datasheet(PDF) 26 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
80C554 Datasheet(HTML) 26 Page - NXP Semiconductors |
|
26 / 76 page ![]() Philips Semiconductors Preliminary specification 80C554/83C554/87C554 80C51 8-bit microcontroller – 6 clock operation 16K/512 OTP/ROM/ROMless, 7 channel 10 bit A/D, I2C, PWM, capture/compare, high I/O, 64L LQFP 2000 Nov 10 26 (MSB) (LSB) AADR2 AADR1 AADR0 76 5 4 3 2 1 0 ADCON (C5H) ADCON.7 ADC.1 Bit 1 of ADC result Bit 0 of ADC result Enable external start of conversion by STADC 0 = Conversion can be started by software only (by setting ADCS) 1 = Conversion can be started by software or externally (by a rising edge on STADC) Bit Symbol Function ADEX ADCI ADCS ADC.1 ADC.0 ADCON.6 ADC.0 ADCON.5 ADEX ADC interrupt flag: this flag is set when an A/D conversion result is ready to be read. An interrupt is invoked if it is enabled. The flag may be cleared by the interrupt service routine. While this flag is set, the ADC cannot start a new conversion. ADCI cannot be set by software. ADCON.4 ADCI ADC start and status: setting this bit starts an A/D conversion. It may be set by software or by the external signal STADC. The ADC logic ensures that this signal is HIGH while the ADC is busy. On completion of the conversion, ADCS is reset immediately after the interrupt flag has been set. ADCS cannot be reset by software. A new conversion may not be started while either ADCS or ADCI is high. ADCON.3 ADCS ADCI ADCS ADC Status 0 0 ADC not busy; a conversion can be started 0 1 ADC busy; start of a new conversion is blocked 1 0 Conversion completed; start of a new conversion requires ADCI=0 1 1 Conversion completed; start of a new conversion requires ADCI=0 ADCON.2 AADR2 ADCON.1 AADR1 ADCON.0 AADR0 Analogue input select: this binary coded address selects one of the eight analogue port bits of P5 to be input to the converter. It can only be changed when ADCI and ADCS are both LOW. AADR2 AADR1 Selected Analog Channel 0 0 ADC0 (P5.0) 0 0 ADC1 (P5.1) AADR0 0 1 0 1 ADC2 (P5.2) 0 0 1 ADC3 (P5.3) 1 1 0 ADC4 (P5.4) 0 1 0 ADC5 (P5.5) 1 1 1 ADC6 (P5.6) 0 If ADCI is cleared by software while ADCS is set at the same time, a new A/D conversion with the same channel number may be started. But it is recommended to reset ADCI before ADCS is set. SU01468 Reset Value = xx00 0000B Figure 23. ADC Control Register (ADCON) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |