Electronic Components Datasheet Search
  English  ▼

X  

80C554 Datasheet(PDF) 72 Page - NXP Semiconductors

Part # 80C554
Description  80C51 8-bit microcontroller . 6 clock operation 16K/512 OTP/ROM/ROMless, 7 channel 10 bit A/D, I2C, PWM, capture/compare, high I/O, 64L LQFP
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

80C554 Datasheet(HTML) 72 Page - NXP Semiconductors

Back Button 80C554 Datasheet HTML 68Page - NXP Semiconductors 80C554 Datasheet HTML 69Page - NXP Semiconductors 80C554 Datasheet HTML 70Page - NXP Semiconductors 80C554 Datasheet HTML 71Page - NXP Semiconductors 80C554 Datasheet HTML 72Page - NXP Semiconductors 80C554 Datasheet HTML 73Page - NXP Semiconductors 80C554 Datasheet HTML 74Page - NXP Semiconductors 80C554 Datasheet HTML 75Page - NXP Semiconductors 80C554 Datasheet HTML 76Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 72 / 76 page
background image
Philips Semiconductors
Preliminary specification
80C554/83C554/87C554
80C51 8-bit microcontroller – 6 clock operation
16K/512 OTP/ROM/ROMless, 7 channel 10 bit A/D, I2C, PWM,
capture/compare, high I/O, 64L LQFP
2000 Nov 10
72
VDD
P0
EA
RST
XTAL1
XTAL2
VSS
VDD
VDD
IDD
(NC)
CLOCK SIGNAL
VDD
P1.6
P1.7
STADC
EW
AVSS
AVref–
SU00219
Figure 59. IDD Test Condition, Idle Mode
All other pins are disconnected2
2. Idle Mode:
a. The following pins must be forced to VDD: Port 0 and EW.
b. The following pins must be forced to VSS: RST, STADC, AVss, AVref–, and EA.
c. Ports 1.6 and 1.7 should be connected to VDD through resistors of sufficiently high value such that the sink current into these pins
cannot exceed the IOL1 spec of these pins. These pins must not have logic 0 written to them prior to this measurement.
d. The following pins must be disconnected: XTAL2 and all pins not specified above.
VDD–0.5
0.5V
0.7VDD
0.2VDD–0.1
tCHCL
tCLCL
tCLCH
tCLCX
tCHCX
SU00220
Figure 60. Clock Signal Waveform for IDD Tests in Active and Idle Modes
tCLCH = tCHCL = 5 ns
VDD
P0
RST
XTAL1
XTAL2
VSS
VDD
VDD
IDD
(NC)
VDD
P1.6
P1.7
STADC
EA
EW
AVSS
AVref–
SU00221
Figure 61. IDD Test Condition, Power Down Mode
All other pins are disconnected. VDD = 2 V to 5.5 V3
3. Power Down Mode:
a. The following pins must be forced to VDD: Port 0 and EW.
b. The following pins must be forced to VSS: RST, STADC, XTAL1, AVss, AVref–, and EA.
c. Ports 1.6 and 1.7 should be connected to VDD through resistors of sufficiently high value such that the sink current into these pins
cannot exceed the IOL1 spec of these pins. These pins must not have logic 0 written to them prior to this measurement.
d. The following pins must be disconnected: XTAL2 and all pins not specified above.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com