| Electronic Components Datasheet Search |
|
ERTEC Datasheet(PDF) 3 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
ERTEC Datasheet(HTML) 3 Page - Renesas Technology Corp |
|
3 / 51 page ![]() 3 Data Sheet A17989EE2V0DS00 µPD800261 PIN IDENTIFICATION (1/2) A(23:0) : Address bus SPI1_SSPRXD : SPI receive data D(31:0) : Data bus SPI1_SSPTXD : SPI transmit data WR_N : Write strobe SPI1_SCLKOUT : SPI clock out RD_N : Read strobe SPI1_SFRMOUT : SPI serial frame output CLK_SDRAM : Clock to SDRAM SPI1_SFRMIN : SPI serial frame input BE(3:0)_DQM(3:0)_N : Byte enable SPI1_SCLKIN : SPI clock in CS_SDRAM_N : Chip select to SDRAM SPI1_SSPCTLOE : SPI clock and serial frame output enable RAS_SDRAM_N : Row address strobe to SDRAM SPI1_SSPOE : SPI output enable CAS_SDRAM_N : Column address strobe to SDRAM TXD_P(2:1) 0 : MII transmit data bit 0 WE_SDRAM_N : RD/WR SDRAM TXD_P(2:1) 1 : MII transmit data bit 1 CS_PER(3:0)_N : Chip select TXD_P(2:1) 2 : MII transmit data bit 2 RDY_PER_N : Ready signal TXD_P(2:1) 3 : MII transmit data bit 3 DTR_N : Direction signal for external driver or scan clock RXD_P(2:1) 0 : MII receive data bit 0 OE_DRIVER_N : Enable signal for external driver or scan clock RXD_P(2:1) 1 : MII receive data bit 1 BOOT(3:0) : Boot mode RXD_P(2:1) 2 : MII receive data bit 2 CONFIG(6:1) : System configuration RXD_P(2:1) 3 : MII receive data bit 3 GPIO(44:0) : GPIO pins TX_EN_P(2:1) : MII transmit enable UART-TXD : UART transmit data output TX_ERR_P(2:1) : MII transmit error UART-RXD : UART receive data input RX_ER_P(2:1) : MII receive error UART-DCD_N : UART carrier detection signal CRS_P(2:1) : MII carrier sense UART-DSR_N : UART data set ready signal RX_DV_P(2:1) : MII receive data valid UART-CTS_N : UART transmit enable signal COL_P(2:1) : MII collision LBU_A(20:0) : LBU address bus RX_CLK_P(2:1) : MII receive clock LBU_D(15:0) : LBU data bus TX_CLK_P(2:1) : MII transmit clock LBU_WR_N : LBU write control SMI_MDC : MII SMI clock LBU_RD_N : LBU read control SMI_MDIO : MII SMI input/output LBU_BE(1:0)_N : LBU byte enable RES_PHY_N : Reset to PHY LBU_SEG_(1:0) : LBU page selection P(2:1)TxP : Differential transmit output LBU_IRQ_(1:0)_N : LBU interrupt request P(2:1)TxN : Differential transmit output LBU_RDY_N : LBU ready signal P(2:1)RxP : Differential receive input LBU_CS_M_N : LBU chip select to ERTEC 200 internal resources P(2:1)RxN : Differential receive input LBU_CS_R_N : LBU chip select to page configuration registers P(2:1)TDxP : FX differential transmit out- put |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |