Electronic Components Datasheet Search
  English  ▼

X  

ERTEC Datasheet(PDF) 31 Page - Renesas Technology Corp

Part # ERTEC
Description  Enhanced Real-Time Ethernet Controller with 32-bit RISC CPU Core
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ERTEC Datasheet(HTML) 31 Page - Renesas Technology Corp

Back Button ERTEC Datasheet HTML 27Page - Renesas Technology Corp ERTEC Datasheet HTML 28Page - Renesas Technology Corp ERTEC Datasheet HTML 29Page - Renesas Technology Corp ERTEC Datasheet HTML 30Page - Renesas Technology Corp ERTEC Datasheet HTML 31Page - Renesas Technology Corp ERTEC Datasheet HTML 32Page - Renesas Technology Corp ERTEC Datasheet HTML 33Page - Renesas Technology Corp ERTEC Datasheet HTML 34Page - Renesas Technology Corp ERTEC Datasheet HTML 35Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 51 page
background image
31
Data Sheet A17989EE2V0DS00
µPD800261
2.2 Operating Conditions
Table 2-2:
Recommended Operating Conditions (1/2)
Parameter
Symbol
Test
Conditions
MIN.
TYP.
MAX.
Unit
Power supply for core
VDD Core
1.35
1.5
1.65
V
Power supply for IO
VDD IO
3.0
3.3
3.6
V
Analog power supply for PLL
PLL_AVDD
1.35
1.5
1.65
V
Digital power supply for PHYs
DVVD
1.35
1.5
1.65
V
Analog central 3.3 V supply for PHYs
VDDACB
3.0
3.3
3.6
V
Analog central 1.5 V supply for PHYs
VDDAPLL
1.35
1.5
1.65
V
Analog Rx/Tx port power supply
P(2:1)VDDARXTX
1.35
1.5
1.65
V
PECL buffer power supply
VDDQ (PECL)
3.0
3.3
3.6
V
Analog test supply
VDD33ESD
3.0
3.3
3.6
V
Ambient temperature
TA
-40
+85
°C
Output voltage high
3.3 V CMOS
VOH
IOH = 0 mA
VDD IO -
0.1 V
V
nominal
output
current
2.4
V
Output voltage low
3.3 V CMOS
VOL
IOL = 0 mA
0.1
V
nominal
output
current
0.4
V
Input voltage high
3.3 V CMOS
VIH
2
VDD IO
V
3.3 V PECL
difference
to VDDQ
level
-0.880
-1.165
V
Input voltage low
3.3 CMOS
VIL
00.8
V
3.3 V PECL
difference
to VDDQ
level
-1.475
-1.880
V
Positive trigger voltage
Schmitt
input
VP
1.2
2.4
V
Negative trigger volt-
age
VN
0.6
1.8
V
Hysteresis voltage
VH
0.3
1.5
V
Input rise time
3.3 V CMOS
tRI
0200
ns
Input fall time
tFI
0200
ns
Input rise time
Schmitt
input
tRI
010
ms
Input fall time
tFI
010
ms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com