Electronic Components Datasheet Search
  English  ▼

X  

MPC601 Datasheet(PDF) 30 Page - NXP Semiconductors

Part # MPC601
Description  PowerPC™ 601 RISC Microprocessor Technical Summary
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPC601 Datasheet(HTML) 30 Page - NXP Semiconductors

Back Button MPC601 Datasheet HTML 24Page - NXP Semiconductors MPC601 Datasheet HTML 25Page - NXP Semiconductors MPC601 Datasheet HTML 26Page - NXP Semiconductors MPC601 Datasheet HTML 27Page - NXP Semiconductors MPC601 Datasheet HTML 28Page - NXP Semiconductors MPC601 Datasheet HTML 29Page - NXP Semiconductors MPC601 Datasheet HTML 30Page - NXP Semiconductors MPC601 Datasheet HTML 31Page - NXP Semiconductors MPC601 Datasheet HTML 32Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 30 / 32 page
background image
30
PowerPC 601 RISC Microprocessor Technical Summary
•
Data transfer termination signals—Data termination signals are required after each data beat in a
data transfer. In a single-beat transaction, the data termination signals also indicate the end of the
tenure, while in burst accesses, the data termination signals apply to individual beats and indicate
the end of the tenure only after the final data beat. They also indicate whether a condition exists
that requires the data phase to be repeated.
•
System status signals—These signals include the interrupt signal, checkstop signals, and both soft-
and hard-reset signals. These signals are used to interrupt and, under various conditions, to reset the
processor.
•
Processor state signals—These two signals are used to set the reservation coherency bit and set the
size of the 601’s output buffers.
•
Miscellaneous signals—These signals provide information about the state of the reservation
coherency bit.
•
COP interface signals—The common on-chip processor (COP) unit is the master clock control unit
and it provides a serial interface to the system for performing built-in self test (BIST).
•
Test interface signals—These signals are used for internal testing.
•
Clock signals—These signals determine the system clock frequency. These signals can also be used
to synchronize multiprocessor systems.
NOTE
A bar over a signal name indicates that the signal is active low—for
example, ARTRY (address retry) and TS (transfer start). Active-low
signals are referred to as asserted (active) when they are low and negated
when they are high. Signals that are not active-low, such as AP0–AP3
(address bus parity signals) and TT0–TT4 (transfer type signals) are
referred to as asserted when they are high and negated when they are low.
3.8.4 Signal Configuration
Figure 7 illustrates the 601 microprocessor's logical pin configuration, showing how the signals are grouped.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
AR
CH
IVE
D B
Y F
RE
ES
CA
LE
SE
MI
CO
ND
UC
TO
R,
INC
.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com