Electronic Components Datasheet Search
  English  ▼

X  

VR5510 Datasheet(PDF) 17 Page - NXP Semiconductors

Part # VR5510
Description  Multi-output PMIC with SMPS and LDO
PDF  203 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

VR5510 Datasheet(HTML) 17 Page - NXP Semiconductors

Back Button VR5510 Datasheet HTML 13Page - NXP Semiconductors VR5510 Datasheet HTML 14Page - NXP Semiconductors VR5510 Datasheet HTML 15Page - NXP Semiconductors VR5510 Datasheet HTML 16Page - NXP Semiconductors VR5510 Datasheet HTML 17Page - NXP Semiconductors VR5510 Datasheet HTML 18Page - NXP Semiconductors VR5510 Datasheet HTML 19Page - NXP Semiconductors VR5510 Datasheet HTML 20Page - NXP Semiconductors VR5510 Datasheet HTML 21Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 203 page
background image
NXP Semiconductors
VR5510
Multi-output PMIC with SMPS and LDO
HVLDO regulator assigned to a slot using HVLDOS_OTP [2:0]
BOOST regulator assigned to a slot using BOOSTS_OTP [2:0]
The width of each slot is configurable via OTP using the SLOT_WIDTH_OTP [1:0] bitfield
SLOT_WIDTH_OTP [1:0] = 00 (Default) corresponds to 250 μs slot width
SLOT_WIDTH_OTP [1:0] = 01 corresponds to 500 μs slot width
SLOT_WIDTH_OTP [1:0] = 10 corresponds to 1000 μs slot width
SLOT_WIDTH_OTP [1:0] = 11 corresponds to 2000 μs slot width
aaa-039359
VSUP1,2
VSUP > VSUP_uvh
PWRON1VIH
VBOSUVH
tslot
tslot
1 ms max
with LBIST disabled
PWRON1
VBOS
VPRE
VPRE_UVH
SLOT_0
SLOT_1
SLOT_2
SLOT_6
PGOOD
RSTB
Figure 7. Typical start up diagram
The real power-up sequence depends not only on the slot OTP setting but also on the different soft-start times
for each regulator. If the LBIST is enabled, VBOSUVH to SLOT_0 timing can be higher than 1 ms. LBIST typical
duration is 3 ms.
8.12 Entering Debug mode using the VDDOTP pin
The VR5510 provides a means of evaluating the device in Debug mode. Debug mode allows users, via the I2C
interface, to access the OTP register set, modify the registers, and test device functions. During Debug mode all
regulators remain off.
The VR5510 enters in Debug mode with the following sequence:
1. Apply VDDOTP pin = VDDOTP.
2. Apply VSUP1/2 > VSUP_UVH and PWRON1 > PWRON1VIH or PWRON2 > PWRON2VIH.
3. The device now starts in Debug mode, ready for debugging or OTP programming.
4. Apply VDDOTP = 0 V to turn on the device with the modified configuration.
VR5510
All information provided in this document is subject to legal disclaimers.
© 2023 NXP B.V. All rights reserved.
Product data sheet
Rev. 6 — 31 July 2023
17 / 203



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com