Electronic Components Datasheet Search
  English  ▼

X  

VR5510 Datasheet(PDF) 65 Page - NXP Semiconductors

Part # VR5510
Description  Multi-output PMIC with SMPS and LDO
PDF  203 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

VR5510 Datasheet(HTML) 65 Page - NXP Semiconductors

Back Button VR5510 Datasheet HTML 61Page - NXP Semiconductors VR5510 Datasheet HTML 62Page - NXP Semiconductors VR5510 Datasheet HTML 63Page - NXP Semiconductors VR5510 Datasheet HTML 64Page - NXP Semiconductors VR5510 Datasheet HTML 65Page - NXP Semiconductors VR5510 Datasheet HTML 66Page - NXP Semiconductors VR5510 Datasheet HTML 67Page - NXP Semiconductors VR5510 Datasheet HTML 68Page - NXP Semiconductors VR5510 Datasheet HTML 69Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 203 page
background image
NXP Semiconductors
VR5510
Multi-output PMIC with SMPS and LDO
22 Safety
22.1 Functional description
The Fail-safe domain is electrically independent and physically isolated. The Fail-safe domain is supplied by
its own reference voltages and current, has its own oscillator, has a duplicate analog path to minimize common
cause failures, and has LBIST/ABIST to cover latent faults. The Fail-safe domain offers QM, ASIL B or ASIL
D compliancy depending on device part number. Fail-safe timings are derived from the Fail-safe oscillator with
±10% accuracy, unless otherwise specified.
The Fail-Safe domain and its dedicated pins are shown in Figure 29.
aaa-039389
OTP
Fail-Safe State Machine
ABIST
LBIST
Watchdog
MCU Failure
Monitoring
(FCCU)
STBY
PGOOD
Driver
Reset
Driver
Fail Safe
Output Driver
Voltage
Supervision
VDDIO
HVLDO
Vdig_FS
Vana_FS
VCOREMON
FCCU1/WDI
STBY
PGOOD
RSTB
FS0B
FCCU2
OSC
FS
I2C
FS
VMON1
VMON2
VMON3
VMON4 BG2
Vdig_FS
Figure 29. Fail Safe block diagram
Note: Refer to the VR5510 Device Guideline for more details on the schematic.
22.2 QM versus ASIL-B versus ASIL-D
Safety Features
QM
ASIL B
ASIL D
PGOOD output pin
Yes
Yes
Yes
RSTB output pin
Yes
Yes
Yes
FS0B output pin
No
Yes
Yes
Watchdog monitoring
No
Simple WD
Challenger WD
FCCU monitoring
No
Yes
Yes
MCU Fault Recovery Strategy
No
No
Yes
Analog BIST (ABIST)
No
Yes
Yes
Logical BIST (LBIST)
No
No
Yes
Table 44. QM VS ASIL-B VS ASIL-D safety features
VR5510
All information provided in this document is subject to legal disclaimers.
© 2023 NXP B.V. All rights reserved.
Product data sheet
Rev. 6 — 31 July 2023
65 / 203



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com