VR5510 datasheet(21/203 Pages) NXP

21 / 203 page

NXP Semiconductors

VR5510

Multi-output PMIC with SMPS and LDO

aaa-039362

RSTB release

Write all INIT_FS registers

With Reg/Reg_NOT procedure

Assign Vregx to ABIST2

Configure SVS if needed

LBIST fail prevent the release of FS0B pin

ABIST1 fail prevent the release of FS0B pin

Possibility to go back to OFF Mode FS by I2C

and restart the device

OFF Mode FS

VDDOTP = 5 V

VSUP > 6.5 V

and PWRON1 > 4 or PWRON2 > 1.25 V

VDDIO = 1.8 V/3.3 V

OTP mode

(emulation/programming)

Pwr up with OTP config

DBG = 0 V

Close INIT_FS

with 1x good WD refresh

Decrease FLT_ERR_CNT to `0'

with WD_ERR_LIMIT good WD refresh

Wait Vregx pwr up

Run ABIST2 by I2C

and wait 1.2 ms

Release FS0B with

RELEASE-FS0B[23:8]=NOT_WD_SEED[8:23]

Disable WD

DBG_EXIT == 1

ABIST2 fail prevent the release of FS0B pin

Possibility to go back to INIT_FS by I2C

and remove the failing regulator from ABIST2 list

LBIST_OK == 1

ABIST1_OK == 1

Yes

ABIST2_OK == 1

Yes

Figure 10. Debug flow chart

Note: Use I2C to disable the watchdog before INIT_FS closure and Debug mode exit in order to allow FS0B to

be released. Otherwise, FS0B remains stuck low in debug mode.

VR5510

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 6 — 31 July 2023

21 / 203

VR5510 Datasheet(PDF) 21 Page - NXP Semiconductors

VR5510 Datasheet(HTML) 21 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL