TAS5036B datasheet(34/56 Pages) TI

34 / 56 page

Serial Control Interface Register Definitions

SLES073—February 2003

TAS5036B

3.6

Automute Delay Register (x05)

Table 3–7. Automute Delay Register

FUNCTION

Unused

Set automute delay at 5 ms

Set automute delay at 10 ms

Set automute delay at 15 ms

Set automute delay at 20 ms

Set automute delay at 25 ms

Set automute delay at 30 ms

Set automute delay at 35 ms

Set automute delay at 40 ms

Set automute delay at 45 ms

Set automute delay at 50 ms

3.7

DC-Offset Control Registers (x06–x0B)

Channels 1, 2, 3, 4, 5, and 6 are mapped into (x06, x07, x08, x09, x0A, and x0B).

Table 3–8. DC-Offset Control Registers

FUNCTION

Maximum correction for positive dc offset (–1.56% FS)

No dc-offset correction

Maximum correction for negative dc offset (1.56% FS)

3.8

Interchannel Delay Registers (x0C–x11)

Channels 1, 2, 3, 4, 5, and 6 are mapped into (x0C, x0D, x0E, x0F, x10, and x11).

The first channel delay is set at 0. Each subsequent channel has a default value that is 76 DCLKs larger than

the preceding channel.

Table 3–9. Six Interchannel Delay Registers

FUNCTION

Minimum absolute delay, 0 DCLK cycles, default for channel 1

Default for channel 2

Default for channel 3

Default for channel 4

Default for channel 5

Default for channel 6

Maximum absolute delay, 255 DCLK cycles

3.9

ABD Delay Register (x12)

Table 3–10. ABD Delay Register

FUNCTION

Unused

Minimum ABD delay, 0 DLCK cycles

Default ABD delay, 17 DLCK cycles

Maximum ABD delay, 31 DLCK cycles

TAS5036B Datasheet(PDF) 34 Page - Texas Instruments

TAS5036B Datasheet(HTML) 34 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL