TAS5036B datasheet(27/56 Pages) TI

27 / 56 page

Architecture Overview

SLES073—February 2003

TAS5036B

Table 2–11. Device Outputs During Error Recovery

SIGNAL

MODE

SIGNAL STATE

Valid 1–Valid 6

All

Low

PWM P-outputs

All

Low

PWM M-outputs

All

Low

MCLKOUT

All

Low

SCLK

Master

Low

SCLK

Slave

Signal input

LRCLK

Master

Low

LRCLK

Slave

Signal input

SDA

All

Signal input

CLIP

All

High

The transitions are done using a quiet entrance and exit sequence to prevent pops and clicks.

2.4.3 Individual Channel Error Recovery

Individual channel error recovery is used to provide error management and to permit the PWM output to be

turned off. Error recovery is initiated by setting one or more of the six error recovery bits in the error recovery

While the error recover bits are brought low, the valid signals go to the low state. When the error recovery bits

are brought high, a delay of 4 ms to 5 ms occurs before the channels are returned to normal operation.

The delay between the falling edge of the error recover bit and the falling edge of valid 1 though valid 6 is

selectable. This delay can be selected to be either 6

µs or 47 µs.

The TAS5036B controls the relative timing of the pseudo-differential drive control signals plus the valid signal

to minimize the production of system noise during error recovery operations. The transitions to valid low and

valid high are done using an almost quiet entrance and exit sequence to prevent pops and clicks.

2.4.4 PWM DC-Offset Correction

An 8-bit value can be programmed to each of the six PWM offset correction registers to correct for any offset

present in the output stages. The offset correction is divided into 256 intervals with a total offset correction of

±1.56% of full scale. The default value is zero correction represented by 00 (hex). These values can be

changed at any time through the serial control interface.

2.4.5 Interchannel Delay

An 8-bit value can be programmed to each of the six PWM interchannel delay registers to add a delay per

channel from 0 to 255 clock cycles. The delays correspond to cycles of the high-speed internal clock, DCLK

(or alternatively the external PLL clock frequency). Each subsequent channel has a default value that is N

DCLKs larger than the preceding channel. The default values are 0 for the first channel and 76 for each

successive channel.

These values can be updated upon power up through the serial control interface. This delay is generated in

the PWM block with the appropriate control signals generated in the CTL block.

These values can be changed at any time through the serial control interface.

2.4.6 ABD Delay

A 5-bit value is used to delay the A PWM signals with respect to B PWM signals. The value is the same for

all channels. It can be programmed from 0 to 31 DCLK clock cycles. The default values is 17 DCLK clock cycles

(01011). These values can be changed at any time through the serial control interface.

NOTE:

The performance of a TDAA system is optimized by setting the PWM timing based upon the

type of back-end device that is used and the layout. These values are set during initialization

using the I2C serial interface.

TAS5036B Datasheet(PDF) 27 Page - Texas Instruments

TAS5036B Datasheet(HTML) 27 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL