Electronic Components Datasheet Search
  English  ▼

X  

DSP56004ROM Datasheet(PDF) 34 Page - Freescale Semiconductor, Inc

Part # DSP56004ROM
Description  SYMPHONY AUDIO DSP FAMILY 24-BIT DIGITAL SIGNAL PROCESSORS
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56004ROM Datasheet(HTML) 34 Page - Freescale Semiconductor, Inc

Back Button DSP56004ROM Datasheet HTML 30Page - Freescale Semiconductor, Inc DSP56004ROM Datasheet HTML 31Page - Freescale Semiconductor, Inc DSP56004ROM Datasheet HTML 32Page - Freescale Semiconductor, Inc DSP56004ROM Datasheet HTML 33Page - Freescale Semiconductor, Inc DSP56004ROM Datasheet HTML 34Page - Freescale Semiconductor, Inc DSP56004ROM Datasheet HTML 35Page - Freescale Semiconductor, Inc DSP56004ROM Datasheet HTML 36Page - Freescale Semiconductor, Inc DSP56004ROM Datasheet HTML 37Page - Freescale Semiconductor, Inc DSP56004ROM Datasheet HTML 38Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 82 page
background image
2-10
DSP56004/D, Rev. 3
MOTOROLA
Specifications
External Memory Interface (EMI) DRAM Timing
54 CAS Deassertation Pulse
Width
(Page Mode Access
Only)
tCP
TC – 5
15
—
10
—
7.3
—
ns
55 Row Address Valid to
RAS Assertion
(Row Address Setup
Time)
tASR
TL – 6
4—2—
0.2
—
ns
56 RAS Assertion to ROW
Address Not Valid
(Row Address Hold
Time)
tRAH
slow
fast
3
× T
C + TH –
14
2
× T
C + TH –
14
56
36
—
—
39
24
—
—
29.2
16.9
—
—
ns
ns
57 Column Address Valid
to CAS Assertion
(Column Address Setup
Time)
tASC
TL – 6
4—2—
0.2
—
ns
58 CAS Assertion to
Column Address Not
Valid
(Column Address Hold
Time)
tCAH
slow
fast
3
× T
C + TH –
14
2
× T
C + TH –
14
56
36
—
—
39
24
—
—
29.2
16.9
—
—
ns
ns
59 Last CAS Assertion to
Column Address Not
Valid (Column Address
Hold Time)
tCAH
slow
fast
7
× T
C + TH –
14
4 × T
C + TH –
14
136
76
—
—
100
54
—
—
78.6
41.6
—
—
ns
ns
60 RAS Assertion to
Column Address Not
Valid
tAR
slow
fast
7
× T
C + TH –
14
5
× T
C + TH –
14
136
96
—
—
100
69
—
—
78.6
53.9
—
—
ns
ns
61 Column Address Valid
to RAS Deassertation
tRAL
slow
fast
3
× T
C + TL – 7
2
× T
C + TL – 7
63
43
—
—
46
30
—
—
36.2
23.9
—
—
ns
ns
62 CAS, RAS, RD, or WR
Deassertation to WR or
RD Assertion
tRCH,
tRRH
slow
fast
5
× T
C – 11
3
× T
C – 11
89
49
—
—
65
35
—
—
50.7
26.0
—
—
ns
ns
63 CAS or RD Deassertation
to Data Not Valid
(Data Hold Time)
tOFF, tGZ
0
0—0—
0
—
ns
64 Random Read or Write
Cycle Time (Single
Access Only)
tRC
slow
fast
12
× T
C
8
× T
C
240
160
—
—
182
121
—
—
148
98.8
—
—
ns
ns
Table 2-8
External Memory Interface (EMI) DRAM Timing (Continued)
No.
Characteristics
Symbol
Timing
Mode
Expression
50 MHz
66 MHz
81 MHz
Unit
Min Max Min Max Min Max
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com