Electronic Components Datasheet Search
  English  ▼

X  

DS26519 Datasheet(PDF) 7 Page - Maxim Integrated Products

Part # DS26519
Description  16-Port T1/E1/J1 Transceiver
PDF  310 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

DS26519 Datasheet(HTML) 7 Page - Maxim Integrated Products

Back Button DS26519 Datasheet HTML 3Page - Maxim Integrated Products DS26519 Datasheet HTML 4Page - Maxim Integrated Products DS26519 Datasheet HTML 5Page - Maxim Integrated Products DS26519 Datasheet HTML 6Page - Maxim Integrated Products DS26519 Datasheet HTML 7Page - Maxim Integrated Products DS26519 Datasheet HTML 8Page - Maxim Integrated Products DS26519 Datasheet HTML 9Page - Maxim Integrated Products DS26519 Datasheet HTML 10Page - Maxim Integrated Products DS26519 Datasheet HTML 11Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 310 page
background image
DS26519 16-Port T1/E1/J1 Transceiver
7 of 310
LIST OF TABLES
Table 4-1. T1-Related Telecommunications Specifications ...................................................................................... 14
Table 4-2. E1-Related Telecommunications Specifications ...................................................................................... 15
Table 5-1. Time Slot Numbering Schemes................................................................................................................ 16
Table 8-1. Detailed Pin Descriptions ......................................................................................................................... 20
Table 9-1. CLKO Frequency Selection ...................................................................................................................... 37
Table 9-2. Reset Functions........................................................................................................................................ 38
Table 9-3. Registers Related to the Elastic Store...................................................................................................... 43
Table 9-4. Elastic Store Delay After Initialization....................................................................................................... 44
Table 9-5. Registers Related to the IBO Multiplexer ................................................................................................. 46
Table 9-6. RSERn Output Pin Definitions (GTCR1.GIBO = 0).................................................................................. 50
Table 9-7. RSIGn Output Pin Definitions (GTCR1.GIBO = 0) ................................................................................... 51
Table 9-8. TSERn Input Pin Definitions (GTCR1.GIBO = 0) ..................................................................................... 52
Table 9-9. TSIGn Input Pin Definitions (GTCR1.GIBO = 0) ...................................................................................... 53
Table 9-10. RSYNCn Input Pin Definitions (GTCR1.GIBO = 0) ................................................................................ 54
Table 9-11. D4 Framing Mode................................................................................................................................... 58
Table 9-12. ESF Framing Mode ................................................................................................................................ 59
Table 9-13. SLC-96 Framing ..................................................................................................................................... 59
Table 9-14. E1 FAS/NFAS Framing .......................................................................................................................... 61
Table 9-15. Registers Related to Setting Up the Framer .......................................................................................... 62
Table 9-16. Registers Related to the Transmit Synchronizer.................................................................................... 63
Table 9-17. Registers Related to Signaling ............................................................................................................... 64
Table 9-18. Registers Related to SLC-96.................................................................................................................. 67
Table 9-19. Registers Related to T1 Transmit BOC.................................................................................................. 69
Table 9-20. Registers Related to T1 Receive BOC................................................................................................... 69
Table 9-21. Registers Related to T1 Transmit FDL................................................................................................... 70
Table 9-22. Registers Related to T1 Receive FDL.................................................................................................... 70
Table 9-23. Registers Related to E1 Data Link ......................................................................................................... 71
Table 9-24. Registers Related to Maintenance and Alarms ...................................................................................... 73
Table 9-25. T1 Alarm Criteria .................................................................................................................................... 75
Table 9-26. Registers Related to Transmit RAI (Yellow Alarm) ................................................................................ 75
Table 9-27. Registers Related to Receive RAI (Yellow Alarm) ................................................................................. 76
Table 9-28. T1 Line Code Violation Counting Options .............................................................................................. 77
Table 9-29. E1 Line Code Violation Counting Options .............................................................................................. 77
Table 9-30. T1 Path Code Violation Counting Arrangements ................................................................................... 78
Table 9-31. T1 Frames Out of Sync Counting Arrangements ................................................................................... 78
Table 9-32. Registers Related to DS0 Monitoring ..................................................................................................... 79
Table 9-33. Registers Related to T1 In-Band Loop Code Generator ........................................................................ 81
Table 9-34. Registers Related to T1 In-Band Loop Code Detection ......................................................................... 82
Table 9-35. Register Related to Framer Payload Loopbacks ................................................................................... 83
Table 9-36. Registers Related to the HDLC .............................................................................................................. 84
Table 9-37. Recommended Supply Decoupling ........................................................................................................ 89
Table 9-38. Registers Related to Control of the LIU.................................................................................................. 92
Table 9-39. Telecommunications Specification Compliance for DS26519 Transmitters .......................................... 93
Table 9-40. Transformer Specifications..................................................................................................................... 93
Table 9-41. Receive Impedance Control ................................................................................................................... 97
Table 9-42. T1.231, G.775, and ETS 300 233 Loss Criteria Specifications............................................................ 100
Table 9-43. Jitter Attenuator Standards Compliance............................................................................................... 102
Table 9-44. Registers Related to Configure, Control, and Status of BERT............................................................. 106
Table 10-1. Register Address Ranges (in Hex)....................................................................................................... 108



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com