Electronic Components Datasheet Search
  English  ▼

X  

DS26519 Datasheet(PDF) 3 Page - Maxim Integrated Products

Part # DS26519
Description  16-Port T1/E1/J1 Transceiver
PDF  310 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

DS26519 Datasheet(HTML) 3 Page - Maxim Integrated Products

  DS26519 Datasheet HTML 1Page - Maxim Integrated Products DS26519 Datasheet HTML 2Page - Maxim Integrated Products DS26519 Datasheet HTML 3Page - Maxim Integrated Products DS26519 Datasheet HTML 4Page - Maxim Integrated Products DS26519 Datasheet HTML 5Page - Maxim Integrated Products DS26519 Datasheet HTML 6Page - Maxim Integrated Products DS26519 Datasheet HTML 7Page - Maxim Integrated Products DS26519 Datasheet HTML 8Page - Maxim Integrated Products DS26519 Datasheet HTML 9Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 310 page
background image
DS26519 16-Port T1/E1/J1 Transceiver
3 of 310
9.9.7
Maintenance and Alarms ..................................................................................................................... 72
9.9.8
Alarms .................................................................................................................................................. 75
9.9.9
Error Count Registers .......................................................................................................................... 77
9.9.10
DS0 Monitoring Function...................................................................................................................... 79
9.9.11
Transmit Per-Channel Idle Code Generation ...................................................................................... 80
9.9.12
Receive Per-Channel Idle Code Insertion............................................................................................ 80
9.9.13
Per-Channel Loopback ........................................................................................................................ 80
9.9.14
E1 G.706 Intermediate CRC-4 Updating (E1 Mode Only) ................................................................... 80
9.9.15
T1 Programmable In-Band Loop Code Generator............................................................................... 81
9.9.16
T1 Programmable In-Band Loop Code Detection................................................................................ 82
9.9.17
Framer Payload Loopbacks ................................................................................................................. 83
9.10
HDLC CONTROLLERS ................................................................................................................84
9.10.1
Receive HDLC Controller..................................................................................................................... 84
9.10.2
Transmit HDLC Controller.................................................................................................................... 87
9.11
POWER-SUPPLY DECOUPLING....................................................................................................89
9.12
LINE INTERFACE UNITS (LIUS) ....................................................................................................90
9.12.1
LIU Operation....................................................................................................................................... 92
9.12.2
Transmitter ........................................................................................................................................... 93
9.12.3
Receiver ............................................................................................................................................... 97
9.12.4
Hitless Protection Switching (HPS).................................................................................................... 101
9.12.5
Jitter Attenuator.................................................................................................................................. 102
9.12.6
LIU Loopbacks ................................................................................................................................... 103
9.13
BIT ERROR-RATE TEST FUNCTION (BERT) ...............................................................................106
9.13.1
BERT Repetitive Pattern Set ............................................................................................................. 107
9.13.2
BERT Error Counter........................................................................................................................... 107
10.
DEVICE REGISTERS .....................................................................................................108
10.1
REGISTER LISTINGS .................................................................................................................108
10.1.1
Global Register List............................................................................................................................ 109
10.1.2
Framer Register List........................................................................................................................... 110
10.1.3
LIU and BERT Register List ............................................................................................................... 117
10.2
REGISTER BIT MAPS ................................................................................................................118
10.2.1
Global Register Bit Map ..................................................................................................................... 118
10.2.2
Framer Register Bit Map .................................................................................................................... 119
10.2.3
LIU Register Bit Map .......................................................................................................................... 128
10.2.4
BERT Register Bit Map ...................................................................................................................... 129
10.3
GLOBAL REGISTER DEFINITIONS...............................................................................................130
10.4
FRAMER REGISTER DESCRIPTIONS...........................................................................................156
10.4.1
Receive Register Descriptions ........................................................................................................... 156
10.4.2
Transmit Register Descriptions .......................................................................................................... 214
10.5
LIU REGISTER DEFINITIONS .....................................................................................................250
10.6
BERT REGISTER DEFINITIONS .................................................................................................260
11.
FUNCTIONAL TIMING ...................................................................................................268
11.1
T1 RECEIVER FUNCTIONAL TIMING DIAGRAMS ..........................................................................268
11.2
T1 TRANSMITTER FUNCTIONAL TIMING DIAGRAMS ....................................................................273
11.3
E1 RECEIVER FUNCTIONAL TIMING DIAGRAMS ..........................................................................278
11.4
E1 TRANSMITTER FUNCTIONAL TIMING DIAGRAMS ....................................................................282
12.
OPERATING PARAMETERS.........................................................................................287
12.1
THERMAL CHARACTERISTICS....................................................................................................288
12.2
LINE INTERFACE CHARACTERISTICS..........................................................................................288
13.
AC TIMING CHARACTERISTICS ..................................................................................289
13.1
MICROPROCESSOR BUS AC CHARACTERISTICS........................................................................289
13.1.1
SPI Bus Mode .................................................................................................................................... 289
13.2
JTAG INTERFACE TIMING.........................................................................................................300



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com