Electronic Components Datasheet Search
  English  ▼

X  

XRT79L71 Datasheet(PDF) 10 Page - Exar Corporation

Part # XRT79L71
Description  1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC - HARDWARE
PDF  109 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

XRT79L71 Datasheet(HTML) 10 Page - Exar Corporation

Back Button XRT79L71 Datasheet HTML 6Page - Exar Corporation XRT79L71 Datasheet HTML 7Page - Exar Corporation XRT79L71 Datasheet HTML 8Page - Exar Corporation XRT79L71 Datasheet HTML 9Page - Exar Corporation XRT79L71 Datasheet HTML 10Page - Exar Corporation XRT79L71 Datasheet HTML 11Page - Exar Corporation XRT79L71 Datasheet HTML 12Page - Exar Corporation XRT79L71 Datasheet HTML 13Page - Exar Corporation XRT79L71 Datasheet HTML 14Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 109 page
background image
XRT79L71
7
1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC - HARDWARE
REV. 1.0.0
C15
RD/DS/WE
I
READ Strobe/Data Strobe:
The exact function of this input pin depends upon which mode the Microprocessor
Interface has been configured to operate in.
Intel-Asynchronous Mode - RD - READ Strobe Input:
If the Microprocessor Interface is operating in the Intel-Asynchronous Mode, then
this input pin functions as the RD (Active "Low" Read Strobe) input signal from the
Microprocessor. Once this active-"Low" signal is asserted, then the XRT79L71
places the contents of the addressed register or buffer location on the Microproces-
sor Interface Bi-directional data bus (D[7:0]). When this signal is negated, then the
Data Bus is tri-stated.
Motorola-Asynchronous (68K) Mode - DS - Data Strobe:
If the Microprocessor Interface is operating in the Motorola-Asynchronous Mode,
then this input pin functions as the DS (Data Strobe) input signal.
Power PC 403 Mode - WE - Write Enable Input:
If the Microprocessor Interface is operating in the Power PC 403 Mode, then this
input pin functions as the WE (Write Enable) input pin.
Anytime the Microprocessor Interface samples this active-"Low" input signal (along
with CS and WR/R/W) also being asserted at a logic "Low" level upon the rising edge
of mPCLK, then the Microprocessor Interface will (upon the very same rising edge of
mPCLK) latch the contents on the Bi-Directional Data Bus (D[7:0]) into the target on-
chip register or buffer location within the XRT79L71.
PIN DESCRIPTIONS
PIN #NAME
TYPE
DESCRIPTION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com