Electronic Components Datasheet Search
  English  ▼

X  

UDA1321 Datasheet(PDF) 25 Page - NXP Semiconductors

Part # UDA1321
Description  Universal Serial Bus USB Digital-to-Analog Converter DAC
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

UDA1321 Datasheet(HTML) 25 Page - NXP Semiconductors

Back Button UDA1321 Datasheet HTML 21Page - NXP Semiconductors UDA1321 Datasheet HTML 22Page - NXP Semiconductors UDA1321 Datasheet HTML 23Page - NXP Semiconductors UDA1321 Datasheet HTML 24Page - NXP Semiconductors UDA1321 Datasheet HTML 25Page - NXP Semiconductors UDA1321 Datasheet HTML 26Page - NXP Semiconductors UDA1321 Datasheet HTML 27Page - NXP Semiconductors UDA1321 Datasheet HTML 28Page - NXP Semiconductors UDA1321 Datasheet HTML 29Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 44 page
background image
1998 Oct 06
25
Philips Semiconductors
Preliminary specification
Universal Serial Bus (USB)
Digital-to-Analog Converter (DAC)
UDA1321
Table 9
6-pins digital I/O communication
Filter characteristics
The overall filter characteristic of the UDA1321 in flat mode is given in Fig.8. The overall filter characteristic of the
UDA1321 includes the filter characteristics of the DSP in flat mode plus the filter characteristic of the FSDAC
(fs = 44.1 kHz).
DSP extension port
An external DSP can be used for adding extra sound processing features via the digital I/O-bus. The UDA1321 supports
the standard I2S-bus data protocol and the LSB-justified serial data input format with word lengths of 16, 18 and 20 bits.
Using the 4-pins digital I/O-bus the UDA1321 device acts as a master, controlling the BCK and WS signals. The period
of the WS signal is determined by the number of samples in the 1 ms frame of the USB. This implies that the WS signal
does not have a constant period time, but is jittery. Using the 6-pins digital I/O-bus GP2, GP3 and GP4 are the output
pins (master) and GP0, GP1 and GP5 are the input pins (slave).
For characteristic timing of the I2S-bus input interface see Figs 9 and 10.
PIN
INPUT/OUTPUT
FUNCTION
GP5
digital I/O-bus
WSI
GP4
BCKO
GP3
WSO
GP2
DO
GP1
DI
GP0
BCKI



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com