Electronic Components Datasheet Search
  English  ▼

X  

UDA1321 Datasheet(PDF) 31 Page - NXP Semiconductors

Part # UDA1321
Description  Universal Serial Bus USB Digital-to-Analog Converter DAC
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

UDA1321 Datasheet(HTML) 31 Page - NXP Semiconductors

Back Button UDA1321 Datasheet HTML 27Page - NXP Semiconductors UDA1321 Datasheet HTML 28Page - NXP Semiconductors UDA1321 Datasheet HTML 29Page - NXP Semiconductors UDA1321 Datasheet HTML 30Page - NXP Semiconductors UDA1321 Datasheet HTML 31Page - NXP Semiconductors UDA1321 Datasheet HTML 32Page - NXP Semiconductors UDA1321 Datasheet HTML 33Page - NXP Semiconductors UDA1321 Datasheet HTML 34Page - NXP Semiconductors UDA1321 Datasheet HTML 35Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 44 page
background image
1998 Oct 06
31
Philips Semiconductors
Preliminary specification
Universal Serial Bus (USB)
Digital-to-Analog Converter (DAC)
UDA1321
AC CHARACTERISTICS
VDD = 3.3 V; VSS =0V; Tamb =25 °C; fosc = 48 MHz; fs = 44.1 kHz; unless otherwise specified.
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
Driver characteristics D+ and D
− (full-speed mode)
tr
rise time
CL =50pF
4
−
20
ns
tf
fall time
CL =50pF
4
−
20
ns
trf(m)
matching rise/fall time (tr/tf)90
−
110
%
Vcr
output signal crossover voltage
1.3
−
2.0
V
R(o)driver
driver output resistance
steady-state drive
28
−
43
Ω
Data source timings D+ and D
− (full-speed mode)
fi(sample)
audio sample input frequency
5
−
55
kHz
ffs(D)
full-speed data rate
11.97
12.00
12.03
Mbits/s
tfr
frame interval
0.9995
1.0000
1.0005
ms
tJ1(dif)
source differential jitter to next
transition
−3.5
0.0
+3.5
ns
tJ2(dif)
source differential jitter for paired
transitions
−4.0
0.0
+4.0
ns
tW(EOP)
source End Of Packet (EOP) width
160
−
175
ns
tEOP(dif)
differential to EOP transition skew
−2.0
−
+5.0
ns
tJR1
receiver data jitter tolerance to next
transition
−18.5
0.0
+18.5
ns
tJR2
receiver data jitter tolerance for
paired transitions
−9.0
0.0
+9.0
ns
tEOPR1
EOP width at receiver must reject as
EOP
40
−−
ns
tEOPR2
EOP width at receiver must accept
as EOP
82
−−
ns
Serial input/output data timing; see Fig.9
fclk(sys)
system clock frequency
−
12
−
MHz
fi(WS)
word select input frequency
5
−
55
kHz
tr
rise time
−−
20
ns
tf
fall time
−−
20
ns
tBCK(H)
bit clock HIGH time
55
−−
ns
tBCK(L)
bit clock LOW time
55
−−
ns
ts;DAT
data set-up time
10
−−
ns
th;DAT
data hold time
20
−−
ns
ts;WS
word select set-up time
20
−−
ns
th;WS
word select hold time
10
−−
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com