Electronic Components Datasheet Search
  English  ▼

X  

PM5352 Datasheet(PDF) 38 Page - PMC-Sierra, Inc

Part # PM5352
Description  SATURN USER NETWORK INTERFACE 155 (STAR)
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5352 Datasheet(HTML) 38 Page - PMC-Sierra, Inc

Back Button PM5352 Datasheet HTML 34Page - PMC-Sierra, Inc PM5352 Datasheet HTML 35Page - PMC-Sierra, Inc PM5352 Datasheet HTML 36Page - PMC-Sierra, Inc PM5352 Datasheet HTML 37Page - PMC-Sierra, Inc PM5352 Datasheet HTML 38Page - PMC-Sierra, Inc PM5352 Datasheet HTML 39Page - PMC-Sierra, Inc PM5352 Datasheet HTML 40Page - PMC-Sierra, Inc PM5352 Datasheet HTML 41Page - PMC-Sierra, Inc PM5352 Datasheet HTML 42Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 77 page
background image
PM5352 S/UNI STAR
DATA SHEET
PMC-1990421
ISSUE 2
SATURN USER NETWORK INTERFACE 155 (STAR)
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
34
Pin Name
Type
Pin
No.
Function
PHY_OEN
Input
(ATM/
POS)
A19
The PHY Output Enable (PHY_OEN) signal
controls the operation of the system interface.
When set to logic zero, all System Interface outputs
are held tristate. When PHY_OEN is set to logic
one, the interface is enabled. PHY_OEN can be
overwritten by the PHY_EN Master System
Interface Configuration register bit. PHY_OEN and
PHY_EN are OR’ed together to enable the
interface.
When the S/UNI-STAR is the only PHY layer device
on the bus, PHY_OEN can safely be tied to logic
one. When the S/UNI-STAR shares the bus with
other devices, then PHY_OEN must be tied to logic
zero, and the PHY_EN register bit used to enable
the bus once its PHY_ADR[2:0] is programmed in
order to avoid conflicts.
6.4
Microprocessor Interface Signals
Pin Name
Type
Pin
No.
Function
CSB
Input
B11
The active-low chip select (CSB) signal is low
during S/UNI-STAR register accesses.
Note that when not being used, CSB must be tied
high. If CSB is not required (i.e., registers accesses
are controlled using the RDB and WRB signals
only), CSB must be connected to an inverted
version of the RSTB input.
RDB
Input
D11
The active-low read enable (RDB) signal is low
during S/UNI-STAR register read accesses. The
S/UNI-STAR drives the D[7:0] bus with the contents
of the addressed register while RDB and CSB are
low.
WRB
Input
A10
The active-low write strobe (WRB) signal is low
during a S/UNI-STAR register write accesses. The
D[7:0] bus contents are clocked into the addressed
register on the rising WRB edge while CSB is low.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com