Electronic Components Datasheet Search
  English  ▼

X  

PM5352 Datasheet(PDF) 16 Page - PMC-Sierra, Inc

Part # PM5352
Description  SATURN USER NETWORK INTERFACE 155 (STAR)
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5352 Datasheet(HTML) 16 Page - PMC-Sierra, Inc

Back Button PM5352 Datasheet HTML 12Page - PMC-Sierra, Inc PM5352 Datasheet HTML 13Page - PMC-Sierra, Inc PM5352 Datasheet HTML 14Page - PMC-Sierra, Inc PM5352 Datasheet HTML 15Page - PMC-Sierra, Inc PM5352 Datasheet HTML 16Page - PMC-Sierra, Inc PM5352 Datasheet HTML 17Page - PMC-Sierra, Inc PM5352 Datasheet HTML 18Page - PMC-Sierra, Inc PM5352 Datasheet HTML 19Page - PMC-Sierra, Inc PM5352 Datasheet HTML 20Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 77 page
background image
PM5352 S/UNI STAR
DATA SHEET
PMC-1990421
ISSUE 2
SATURN USER NETWORK INTERFACE 155 (STAR)
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
12
Pin Name
Type
Pin
No.
Function
RFPO
Output
AB13
The Receive Frame Pulse Output (RFPO), when
the framing alignment is found (the OOF register bit
is logic zero), is an 8 kHz signal derived from the
receive line clock. RFPO pulses high for one RCLK
cycle every 2430 RCLK cycles (STS-3c (STM-1)).
RFPO is updated on the rising edge of RCLK.
RALRM
Output
AB15
The Receive Alarm (RALRM) output indicates the
state of the receive framing. RALRM is low if no
receive alarms are active. RALRM is high if line
AIS (LAIS), path AIS (PAIS), line RDI (LRDI), path
RDI (PRDI), enhanced path RDI (PERDI), loss of
signal (LOS), loss of frame (LOF), out of frame
(OOF), loss of pointer (LOP), loss of cell delineation
(LCD), signal fail BER (SFBER), signal degrade
BER (SDBER), path trace identification mismatch
(TIM), path signal label mismatch (PSLM) is
detected in the channel. Each alarm can be
individually enabled using bits in the S/UNI-STAR
Channel Alarm Control registers #1 and #2.
RALRM is updated on the rising edge of RCLK.
.
TXD+
TXD-
Differential
TTL output
(externally
converted
to PECL)
W2
Y1
The transmit differential data outputs (TXD+, TXD-)
contain the 155.52 Mbit/s transmit stream.
.
TXC+
TXC-
Differential
TTL output
(externally
converted
to PECL)
U4
V3
The transmit differential clock outputs (TXC+, TXC-)
contain the 155.52 Mbit/s transmit clock.
TXC+/- must be enabled by setting the TXC_OE
register bit to logic one.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com