PM5352 datasheet(49/77 Pages) PMC

49 / 77 page

PM5352 S/UNI STAR

DATA SHEET

PMC-1990421

ISSUE 2

SATURN USER NETWORK INTERFACE 155 (STAR)

PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE

MICROPROCESSOR INTERFACE

The microprocessor interface block provides normal and test mode

registers, and the logic required to connect to the microprocessor

interface. The normal mode registers are required for normal operation,

and test mode registers are used to enhance the testability of the

S/UNI-STAR. The register set is accessed as shown in Table 1. In the

following section every register is documented and identified using the

must be treated as Reserved.

Table 1: Register Memory Map

REG

Address

A[10:0]

Description

000

S/UNI-STAR Master Reset and Identity

001

S/UNI-STAR Master Configuration

002

S/UNI-STAR Master System Interface Config

003

S/UNI-STAR Master Clock Monitor

004

S/UNI-STAR Master Interrupt Status

305

S/UNI-STAR Channel Reset and Performance

Monitoring Update

206

S/UNI-STAR Channel Configuration

307

S/UNI-STAR Channel Control

308

S/UNI-STAR Channel Control Extensions

309

Reserved

30A

S/UNI-STAR Channel Interrupt Status 1

30B

S/UNI-STAR Channel Interrupt Status 2

00C

CSPI Control and Status (Clock Synthesis)

00D

Reserved

30E

CRSI Control and Status (Clock Recovery)

30F

Reserved

310

RSOP Control/Interrupt Enable

311

RSOP Status/Interrupt Status

312

RSOP Section BIP-8 LSB

313

RSOP Section BIP-8 MSB

314

TSOP Control

315

TSOP Diagnostic

316

Reserved

317

Reserved

318

RLOP Control/Status

319

RLOP Interrupt Enable/Status

31A

RLOP Line BIP-24 LSB

PM5352 Datasheet(PDF) 49 Page - PMC-Sierra, Inc

PM5352 Datasheet(HTML) 49 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

Datasheet Download

Link URL