 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TDA4VM21 Datasheet(PDF) 111 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TDA4VM21 Datasheet(HTML) 111 Page - Texas Instruments |
|
|
111 / 331 page  5.3.21.1 MCU Domain Table 5-90. CPTS0 Signal Descriptions SIGNAL NAME [1] DESCRIPTION [2] PIN TYPE [3] BALL [4] MCU_CPTS0_RFT_CLK CPTS Reference Clock I H26 MCU_CPTS0_TS_COMP Time Stamp Counter Compare from MCU_CPSW0_CPTS0 O G26 MCU_CPTS0_TS_SYNC Time Stamp Counter Bit from MCU_CPSW0_CPTS0 O G27 MCU_CPTS0_HW1TSPUSH Hardware Time Stamp Push 1 input to Time Sync Router and MCU_CPSW0_CPTS0 I F29 MCU_CPTS0_HW2TSPUSH Hardware Time Stamp Push 2 input to Time Sync Router and MCU_CPSW0_CPTS0 I G28 5.3.21.2 MAIN Domain Table 5-91. CPTS0 Signal Descriptions SIGNAL NAME [1] DESCRIPTION [2] PIN TYPE [3] BALL [4] CPTS0_RFT_CLK CPTS Reference Clock I U2 CPTS0_TS_COMP Time Stamp Counter Compare from NAVSS0_CPTS0 O Y4 CPTS0_TS_SYNC Time Stamp Counter Bit from NAVSS0_CPTS0 O W4 CPTS0_HW1TSPUSH Hardware Time Stamp Push input to Time Sync Router I T28, Y6 CPTS0_HW2TSPUSH Hardware Time Stamp Push input to Time Sync Router I AA6, T29 SYNC0_OUT Time Stamp Generator Bit 0 from Time Sync Router O U2 SYNC1_OUT Time Stamp Generator Bit 1 from Time Sync Router O U3 SYNC2_OUT Time Stamp Generator Bit 2 from Time Sync Router O V28 SYNC3_OUT Time Stamp Generator Bit 3 from Time Sync Router O V29 5.3.22 UFS 5.3.22.1 MAIN Domain Table 5-92. UFS0 Signal Descriptions SIGNAL NAME [1] DESCRIPTION [2] PIN TYPE [3] BALL [4] UFS0_REF_CLK UFS Reference Clock O AE6 UFS0_RSTn UFS Reset Out O AD6 UFS0_RX_DN0 UFS Lane 0 Differential Receive Data (negative) I AH3 UFS0_RX_DP0 UFS Lane 0 Differential Receive Data (positive) I AJ2 UFS0_RX_DN1 UFS Lane 1 Differential Receive Data (negative) I AH4 UFS0_RX_DP1 UFS Lane 1 Differential Receive Data (positive) I AJ3 UFS0_TX_DN0 UFS Lane 0 Differential Transmit Data (negative) O AG6 UFS0_TX_DP0 UFS Lane 0 Differential Transmit Data (positive) O AF7 UFS0_TX_DN1 UFS Lane 1 Differential Transmit Data (negative) O AG5 UFS0_TX_DP1 UFS Lane 1 Differential Transmit Data (positive) O AF6 www.ti.com TDA4VM-Q1, TDA4VM SPRSP36K – SEPTEMBER 2021 – REVISED APRIL 2024 Copyright © 2024 Texas Instruments Incorporated Submit Document Feedback 111 Product Folder Links: TDA4VM-Q1 TDA4VM |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
