Electronic Components Datasheet Search
  English  ▼

X  

PM7385 Datasheet(PDF) 43 Page - PMC-Sierra, Inc

Part # PM7385
Description  84 LINK, 672 CHANNEL FRAME ENGINE AND DATA LINK MANAGER WITH ANY-PHY PACKET INTERFACE
PDF  244 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7385 Datasheet(HTML) 43 Page - PMC-Sierra, Inc

Back Button PM7385 Datasheet HTML 39Page - PMC-Sierra, Inc PM7385 Datasheet HTML 40Page - PMC-Sierra, Inc PM7385 Datasheet HTML 41Page - PMC-Sierra, Inc PM7385 Datasheet HTML 42Page - PMC-Sierra, Inc PM7385 Datasheet HTML 43Page - PMC-Sierra, Inc PM7385 Datasheet HTML 44Page - PMC-Sierra, Inc PM7385 Datasheet HTML 45Page - PMC-Sierra, Inc PM7385 Datasheet HTML 46Page - PMC-Sierra, Inc PM7385 Datasheet HTML 47Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 244 page
background image
PM7385 FREEDM-84A672
DATA SHEET
PMC-1990114
ISSUE 6
84 LINK, 672 CHANNEL FRAME ENGINE AND DATA LINK MANAGER
WITH ANY-PHY PACKET INTERFACE
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
34
Table 6 – Production Test Interface Signals (31)
Pin Name
Type
Pin
No.
Function
TA[0]
TA[1]
TA[2]
TA[3]
TA[4]
TA[5]
TA[6]
TA[7]
TA[8]
TA[9]
TA[10]
TA[11]
Input
G1
G2
F2
G4
E2
D2
B4
D6
B5
D7
B6
D8
The test mode address bus (TA[11:0]) selects
specific registers during production test
(PMCTEST set high) read and write accesses.
In normal operation (PMCTEST set low), these
signals should be grounded.
TA[12]/TR
S
Input
B9
The test register select signal (TA[12]/TRS)
selects between normal and test mode register
accesses during production test (PMCTEST set
high). TRS is set high to select test registers
and is set low to select normal registers. In
normal operation (PMCTEST set low), this
signal should be grounded.
TRDB
Input
C8
The test mode read enable signal (TRDB) is set
low during FREEDM-84A672 register read
accesses during production test (PMCTEST set
high). The FREEDM-84A672 drives the test
data bus (TDAT[15:0]) with the contents of the
addressed register while TRDB is low. In normal
operation (PMCTEST set low), this signal should
be tied to logic 1.
TWRB
Input
B8
The test mode write enable signal (TWRB) is set
low during FREEDM-84A672 register write
accesses during production test (PMCTEST set
high). The contents of the test data bus
(TDAT[15:0]) are clocked into the addressed
register on the rising edge of TWRB. In normal
operation (PMCTEST set low), this signal should
be tied to logic 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com