| Electronic Components Datasheet Search |
|
AM67 Datasheet(PDF) 188 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
AM67 Datasheet(HTML) 188 Page - Texas Instruments |
|
188 / 237 page ![]() 6.9.5.18.1.9 UHS–I DDR50 Mode Table 6-97 and Figure 6-82 present switching characteristics for MMC0 – UHS-I DDR50 Mode. Table 6-97. Switching Characteristics for MMC0 – UHS-I DDR50 Mode see Figure 6-82 NO. PARAMETER MIN MAX UNIT fop(clk) Operating frequency, MMC0_CLK 50 MHz DDR505 tc(clk) Cycle time, MMC0_CLK 20 ns DDR506 tw(clkH) Pulse duration, MMC0_CLK high 9.2 ns DDR507 tw(clkL) Pulse duration, MMC0_CLK low 9.2 ns DDR508 td(clk-cmdV) Delay time, MMC0_CLK rising edge to MMC0_CMD transition 1.12 6.43 ns DDR509 td(clk-dV) Delay time, MMC0_CLK transition to MMC0_DAT[3:0] transition 1.12 6.43 ns MMC[x] CLK _ MMC[x] CMD _ MMC[x] DAT3 _ [ :0] DDR508 DDR509 DDR509 DDR505 DDR506 DDR507 Figure 6-82. MMC0 – UHS-I DDR50 – Transmit Mode AM67, AM67A SPRSPA3A – MARCH 2024 – REVISED SEPTEMBER 2024 www.ti.com 188 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated Product Folder Links: AM67 AM67A |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |