Electronic Components Datasheet Search
  English  ▼

X  

TMPR4951B Datasheet(PDF) 106 Page - Toshiba Semiconductor

Part # TMPR4951B
Description  64-Bit TX System RISC TX49 Family
PDF  256 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4951B Datasheet(HTML) 106 Page - Toshiba Semiconductor

Back Button TMPR4951B Datasheet HTML 102Page - Toshiba Semiconductor TMPR4951B Datasheet HTML 103Page - Toshiba Semiconductor TMPR4951B Datasheet HTML 104Page - Toshiba Semiconductor TMPR4951B Datasheet HTML 105Page - Toshiba Semiconductor TMPR4951B Datasheet HTML 106Page - Toshiba Semiconductor TMPR4951B Datasheet HTML 107Page - Toshiba Semiconductor TMPR4951B Datasheet HTML 108Page - Toshiba Semiconductor TMPR4951B Datasheet HTML 109Page - Toshiba Semiconductor TMPR4951B Datasheet HTML 110Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 106 / 256 page
background image
Chapter 5 Cache Organization
5-4
5.2.6
Organization of the Data Cache (D-Cache)
Each line of D-cache data has an associated 25-bit tag.
The TX4951B processor D-cache has the following characteristics:
•
Cache size: 8 KB
•
Four-way set associative
•
FIFO replacement
•
Indexed with a virtual address
•
Checked with a physical tag
•
Block (line) size: 8 words (32 bytes)
•
Burst size: 8 words (32 bytes)
•
Store buffer
•
Lockable on a per-line basis (way1
∼ way3)
•
Write-back or write-through on a per-page basis
•
All write-back, CS, FIFO and lock bits are cleared by a Reset exception
5.2.7
Data cache address field
Figure 5.2.5 shows the data cache address field.
Cache Tag Index
(6 bits)
35
11
54
32
0
Physical Tag
(25 bits )
10
Word
(2 bits)
Byte
(3 bits)
Figure 5.2.5 Data cache address field
5.2.8
Data cache configuration
Each line in the 4 ways of the data cache share F1, F0 replacement bits. Figure 5.2.6 shows the
format of replacement bits. These bits are shared by way0, way1, way2 and way3 for 8 KB cache, and
indicate next set to which replacement will be directed; when lock bit is set to 1, indicate this set is not
locked.
Each line of data cache data has an associated 29-bit tag that contains a 25-bit physical address, a
single Lock bit, a single write-back bit and a 2-bit cache state, except for the line in way0, which has an
28-bit tag that excludes a Lock bit. Figure 5.2.7 shows the formats of tag and data pair.
F0: FIFO replace bit 0
F1: FIFO replace bit 1
10
F1
F0
Figure 5.2.6 Format of replacement bits



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com