 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TMPR4951B Datasheet(PDF) 110 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMPR4951B Datasheet(HTML) 110 Page - Toshiba Semiconductor |
|
|
110 / 256 page  Chapter 5 Cache Organization 5-8 5.6 Cache Line Ownership The TX4951B becomes the owner of a cache line after it writes to that cache line (that is, by entering the dirty exclusive), and is responsible for providing the contents of that line on a read request. There can only be one owner for each cache line. 5.7 Cache Multi-Hit Operation The TX4951B is not guaranteed the operation for the multi-hit of primary cache. Thus, in case of locking the specified program/data in the primary cache, the program/data must be used after locked in the cache by Fill instruction. Such as the previous description the cache multi hit does not guarantee in the TX4951B, however, if it occurs, the TX4951B will do the operation as follows. • Load: read from the higher way of priority (Way0 > Way1 > Way2 > Way3). • Store: write to all way that are multi-hits. 5.8 FIFO Replacement Algorithm The instruction and data caches in the TX4951B use the FIFO replacement algorithm. • Usually, cache elements are replaced in this order: Way0, Way1, Way2, Way3. • The FIFO[1:0] replacement bits do not point to a locked, valid cache line. • Data is first written to a cache line marked invalid, if any. • The FIFO replacement bits change every time memory data is written to the cache or a CACHE instruction is executed. Figure 5.8.1 shows several examples of how the FIFO replacement bits change. A) Way0 Invalid Way1 Invalid Way2 Invalid Way3 Invalid B) C) D) Way0 Invalid Way1 Invalid Lock Way2 Invalid Way3 Invalid Way0 Invalid Way1 Invalid Way2 valid Way3 Invalid Way0 Invalid Way1 valid Lock Way2 Invalid Way3 valid E) F) Way0 Invalid Way1 valid Lock Way2 valid Lock Way3 valid Lock Way0 valid Way1 valid Way2 valid Lock Way3 valid Figure 5.8.1 Examples of Cache State Transitions by the FIFO Replacement Algorithm |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
