| Electronic Components Datasheet Search |
|
LM43602 Datasheet(PDF) 6 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LM43602 Datasheet(HTML) 6 Page - Texas Instruments |
|
6 / 44 page ![]() 6 LM43602-Q1 SNVSA83C – APRIL 2015 – REVISED OCTOBER 2017 www.ti.com Product Folder Links: LM43602-Q1 Submit Documentation Feedback Copyright © 2015–2017, Texas Instruments Incorporated Electrical Characteristics (continued) Limits apply over the recommended operating junction temperature (TJ) range of –40°C to +125°C, unless otherwise stated. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at TJ = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: VIN = 12 V, VOUT = 3.3 V, FS = 500 kHz. PARAMETER CONDITIONS MIN TYP MAX UNIT (1) Ensured by design. (2) Measured at the pins. VOLTAGE REFERENCE (FB PIN) VFB Feedback voltage TJ = 25ºC 1.012 1.015 1.019 V TJ = –40ºC to 125 ºC 0.999 1.015 1.032 ILKG-FB Input leakage current at FB pin FB = 1.015 V 0.2 65 nA THERMAL SHUTDOWN TSD (1) Thermal shutdown Shutdown threshold 160 ºC Recovery threshold 150 ºC CURRENT LIMIT AND HICCUP IHS-LIMIT Peak inductor current limit 3.65 4.5 5.15 A ILS-LIMIT Inductor current valley limit 1.75 2 2.25 A SOFT START (SS/TRK PIN) ISSC Soft-start charge current 1.25 2 2.75 µA RSSD Soft-start discharge resistance UVLO, TSD, OCP, or EN = 0 V 18 kΩ POWER GOOD (PGOOD PIN) VPGOOD-HIGH Power-good flag over voltage tripping threshold % of FB voltage 110% 113% VPGOOD-LOW Power-good flag under voltage tripping threshold % of FB voltage 77% 88% VPGOOD-HYS Power-good flag recovery hysteresis % of FB voltage 6% RPGOOD PGOOD pin pulldown resistance when power bad VEN = 3.3 V 69 150 Ω VEN = 0 V 150 350 MOSFETS(2) RDS-ON-HS High-side MOSFET ON resistance IOUT = 1 A VBIAS = VOUT = 3.3 V 120 mΩ RDS-ON-LS Low-side MOSFET ON resistance IOUT = 1 A VBIAS = VOUT = 3.3 V 65 mΩ 6.6 Timing Requirements MIN NOM MAX UNIT CURRENT LIMIT AND HICCUP NOC Hiccup wait cycles when LS current limit tripped 32 Cycles TOC Hiccup retry delay time 5.5 ms SOFT START (SS/TRK PIN) TSS Internal soft-start time when SS pin open circuit 4.1 ms POWER GOOD (PGOOD PIN) TPGOOD-RISE Power-good flag rising transition deglitch delay 220 µs TPGOOD-FALL Power-good flag falling transition deglitch delay 220 µs |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |