Electronic Components Datasheet Search
  English  ▼

X  

AD6653 Datasheet(PDF) 43 Page - Analog Devices

Part # AD6653
Description  IF Diversity Receiver
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD6653 Datasheet(HTML) 43 Page - Analog Devices

Back Button AD6653 Datasheet HTML 39Page - Analog Devices AD6653 Datasheet HTML 40Page - Analog Devices AD6653 Datasheet HTML 41Page - Analog Devices AD6653 Datasheet HTML 42Page - Analog Devices AD6653 Datasheet HTML 43Page - Analog Devices AD6653 Datasheet HTML 44Page - Analog Devices AD6653 Datasheet HTML 45Page - Analog Devices AD6653 Datasheet HTML 46Page - Analog Devices AD6653 Datasheet HTML 47Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 80 page
background image
AD6653
Rev. 0 | Page 43 of 80
CONFIGURATION WITHOUT THE SPI
In applications that do not interface to the SPI control registers,
the SDIO/DCS pin, the SCLK/DFS pin, the SMI SDO/OEB pin,
and the SMI SCLK/PDWN pin serve as standalone CMOS-
compatible control pins. When the device is powered up, it is
assumed that the user intends to use the pins as static control
lines for the duty cycle stabilizer, output data format, output
enable, and power-down feature control. In this mode, the CSB
chip select should be connected to AVDD, which disables the
serial port interface.
Table 23. Mode Selection
Pin
External
Voltage
Configuration
AVDD (default)
Duty cycle stabilizer enabled
SDIO/DCS
AGND
Duty cycle stabilizer disabled
AVDD
Twos complement enabled
SCLK/DFS
AGND (default)
Offset binary enabled
AVDD
Outputs in high impedance
SMI SDO/OEB
AGND
(default)
Outputs enabled
AVDD
Chip in power-down or
standby
SMI SCLK/PDWN
AGND
(default)
Normal operation
SPI ACCESSIBLE FEATURES
Table 24 provides a brief description of the general features
that are accessible via the SPI. These features are described in
Application Note AN-877, Interfacing to High Speed ADCs via
SPI (see www.analog.com). The AD6653 part-specific features
are described in the Memory Map Register Description section.
Table 24. Features Accessible Using the SPI
Feature Name
Description
Modes
Allows the user to set either power-down
mode or standby mode
Clock
Allows the user to access the DCS via the SPI
Offset
Allows the user to digitally adjust the
converter offset
Test I/O
Allows the user to set test modes to have
known data on output bits
Output Mode
Allows the user to set up outputs
Output Phase
Allows the user to set the output clock polarity
Output Delay
Allows the user to vary the DCO delay
VREF
Allows the user to set the reference voltage.
DON’T CARE
DON’T CARE
DON’T CARE
DON’T CARE
SDIO
SCLK
CSB
tS
tDH
tCLK
tDS
tH
R/W
W1
W0
A12
A11
A10
A9
A8
A7
D5
D4
D3
D2
D1
D0
tLOW
tHIGH
Figure 79. Serial Port Interface Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com