ADS1291IRSMT datasheet(47/83 Pages) TI2

47 / 83 page

ADS1291, ADS1292, ADS1292R

www.ti.com

SBAS502C – DECEMBER 2011 – REVISED APRIL 2020

Product Folder Links: ADS1291 ADS1292 ADS1292R

Submit Documentation Feedback

(1)

When in RDATAC mode, the RREG command is ignored.

(2)

n nnnn = number of registers to be read or written – 1. For example, to read or write three registers, set n nnnn = 0 (0010). r rrrr =

starting register address for read and write opcodes.

8.5.2 SPI Command Definitions

The ADS1291, ADS1292, and ADS1292R provide flexible configuration control. The opcode commands

summarized in Table 15 control and configure the ADS1291, ADS1292, and ADS1292R operation. The opcode

commands are stand-alone, except for the register read and register write operations that require a second

command byte plus data. CS can be taken high or held low between opcode commands but must stay low for

the entire command operation (especially for multi-byte commands). System opcode commands and the RDATA

command are decoded by the ADS1291, ADS1292, and ADS1292R on the seventh SCLK falling edge. The

requirements when pulling CS high after issuing a command.

Table 15. Command Definitions

COMMAND

DESCRIPTION

FIRST BYTE

SECOND BYTE

System Commands

WAKEUP

Wake-up from standby mode

0000 0010 (02h)

STANDBY

Enter standby mode

0000 0100 (04h)

RESET

Reset the device

0000 0110 (06h)

START

Start or restart (synchronize) conversions

0000 1000 (08h)

STOP

Stop conversion

0000 1010 (0Ah)

OFFSETCAL

Channel offset calibration

0001 1010 (1Ah)

Data Read Commands

RDATAC

Enable Read Data Continuous mode.

This mode is the default mode at power-up.(1)

0001 0000 (10h)

SDATAC

Stop Read Data Continuously mode

0001 0001 (11h)

RDATA

Read data by command; supports multiple read back.

0001 0010 (12h)

RREG

Read n nnnn registers starting at address r rrrr

001r rrrr (2xh)(2)

000n nnnn(2)

WREG

Write n nnnn registers starting at address r rrrr

010r rrrr (4xh)(2)

000n nnnn(2)

8.5.2.1 WAKEUP: Exit STANDBY Mode

This opcode exits the low-power standby mode; see the STANDBY: Enter STANDBY Mode subsection of the

SPI Command Definitions section. Time is required when exiting standby mode (see the Electrical

Characteristics for details). There are no restrictions on the SCLK rate for this command and it can be

issued any time. Any following command must be sent after 4 tCLK cycles.

8.5.2.2 STANDBY: Enter STANDBY Mode

This opcode command enters the low-power standby mode. All parts of the circuit are shut down except for the

reference section. The standby mode power consumption is specified in the Electrical Characteristics. There are

no restrictions on the SCLK rate for this command and it can be issued any time. Do not send any other

command other than the wakeup command after the device enters the standby mode.

8.5.2.3 RESET: Reset Registers to Default Values

This command resets the digital filter cycle and returns all register settings to the default values. See the Reset

(RESET) subsection of the SPI Interface section for more details. There are no restrictions on the SCLK rate

for this command and it can be issued any time. It takes 9 fMOD cycles to execute the RESET command.

Avoid sending any commands during this time.

ADS1291IRSMT Datasheet(PDF) 47 Page - Texas Instruments

ADS1291IRSMT Datasheet(HTML) 47 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

Datasheet Download

Link URL