AL58263

Document number: DS46310 Rev. 4 - 2

22 of 29

www.diodes.com

September 2024

© 2024 Copyright Diodes Incorporated. All Rights Reserved.

AL58263

Functional Descriptions

– Diagnosis and Protections (continued)

LED Short Error Detection (Output Short-to-Power Included)

DCK

LAT

DI

Detection

time

IOUT15

Error Bit

IOUT14

Error Bit

IOUT12

Error Bit

IOUT0

Error Bit

DO

: Unknown Data

16

15

14

1

1

2

3

15

4 pulses

IOUT13

Error Bit

14 pulses

DI=DO

When the LED short error detection instruction is executed, it is necessary to input four DI pulses in the Error Detection Mode. No matter what the

image latch data is, the output ports of the AL58263 will turn on with 0.1mA for error detection. The detection time is defined from the falling edge

of LAT to the rising edge of the following DCK. When the voltage of the IOUT pins is above the threshold voltage of LED short detection, as

determined by CMD[14:13], the error bit, zero, will be loaded into the corresponding image shift register. The error bit will be shifted out from the

DO pin on the synchronization of the DCK

’s rising edge. And a retiming DO signal, which is similar to a DI signal, appears when the LAT signal

stays in a high level for cascading applications.

Short-to-GND Error Detection (Output Port Leakage Included)

DCK

LAT

DI

Detection

time

IOUT15

Error Bit

IOUT14

Error Bit

IOUT12

Error Bit

IOUT0

Error Bit

DO

: Unknown Data

16

15

14

1

1

2

3

15

6 pulses

IOUT13

Error Bit

14 pulses

DI=DO

When the short-to-GND error detection instruction is executed, it is necessary to input six DI pulses in Error Detection Mode. No matter what the

image latch data is, this instruction forces the output ports of the AL58263 to turn off for error detection. The detection time is defined from the

falling edge of LAT to the rising edge of the following DCK.

When the voltage of IOUT pins is below 0.3V, the error bit, zero, will be loaded into the corresponding image shift register. The error bit will be

shifted out from the DO pin on the synchronization of the DCK

’s rising edge . And a retiming DO signal, which is similar to a DI signal, appears

when the LAT signal stays in a high level for cascading applications.