BQ25882 datasheet(5/86 Pages) TI2

5 / 86 page

BQ25883

www.ti.com

SLUSDL3A – FEBRUARY 2019 – REVISED APRIL 2019

Product Folder Links: BQ25883

Submit Documentation Feedback

Pin Functions (continued)

I/O

DESCRIPTION

NAME

NO.

ILIM

Input Current Limit (IINDPM) – ILIM pin sets the maximum input current and can be used to

monitor input current. IINDPM loop regulates ILIM pin voltage at 0.8V. When ILIM pin is less than

0.8V, the input current can be calculated by IIN = KILIM x VILIM / (RILIM x 0.8V). A resistor

connected from ILIM pin to ground sets the input current limit as maximum (IINMAX = KILIM /

RILIM). When ILIM pin is short to GND, the input current limit is set to maximum by ILIM. The actual

input current limit is the lower limit set by ILIM pin (when EN_ILIM bit is HIGH) or IINDPM register

bits. Input current limit less than 500mA is not supported on ILIM pin. The ILIM pin function can be

disabled when EN_ILIM bit is 0. If ILIM pin is not used, pull this pin to GND.Do not float this pin.

Open drain active low power good indicator – Connect to the pull up rail via 10-k

Ω resistor. LOW

indicates a good input source if the input voltage is within VVBUS_OP (3.9 V), and can provide more

than IPOORSRC (30 mA).

REGN

Gate Drive Supply – Bias supply for internal MOSFETs driver and IC. Bypass REGN to GND with a

4.7-µF ceramic capacitor. REGN current limit is 50 mA.

BTST

PWM High-side Driver Supply – Internally, BTST is connected to the cathode of the boot-strap

diode. Connect a 47nF bootstrap capacitor from SW to BTST.

BAT

13, 14

Battery Power Connection – Connect minimum recommended 10-µF capacitance after derating

closely to the BAT pin and GND.

SYS

15, 16

System Connection – The internal BATFET is connected between SYS and BAT. When the battery

falls below the minimum system voltage, the switch-mode converter keeps SYS above the minimum

system voltage. Connect a 2x22-µF capacitance after derating closely to the SYS pin and PGND.

17, 18

Inductor Connection – Connect to the switched side of the external inductor.

GND

19, 20,

–

Ground Return

PMID

21, 22

Blocking MOSFET Connection – The minimum recommended total input low-ESR capacitance on

VBUS and PMID, after applied derating, is 10 uF. At least 1-uF is recommended at VBUS with the

remainder at PMID. Typical value for PMID is 10 uF.

VBUS

Input Supply – VBUS is connected to the external DC supply. Bypass VBUS to GND with at least 1-

µF ceramic capacitor, placed as close to the IC as possible.

–

No Connect – Leave these pins floating or tie to ground.

BQ25882 Datasheet(PDF) 5 Page - Texas Instruments

BQ25882 Datasheet(HTML) 5 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

Datasheet Download

Link URL