Electronic Components Datasheet Search
  English  ▼

X  

L99H92 Datasheet(PDF) 51 Page - STMicroelectronics

Part # L99H92
Description  Half-bridge pre-driver for automotive applications
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L99H92 Datasheet(HTML) 51 Page - STMicroelectronics

Back Button L99H92 Datasheet HTML 47Page - STMicroelectronics L99H92 Datasheet HTML 48Page - STMicroelectronics L99H92 Datasheet HTML 49Page - STMicroelectronics L99H92 Datasheet HTML 50Page - STMicroelectronics L99H92 Datasheet HTML 51Page - STMicroelectronics L99H92 Datasheet HTML 52Page - STMicroelectronics L99H92 Datasheet HTML 53Page - STMicroelectronics L99H92 Datasheet HTML 54Page - STMicroelectronics L99H92 Datasheet HTML 55Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 77 page
background image
6.3
Status registers
Table 44. Status register DSR1 (0x01) MSB
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
0 (R/C)
0 (R/C)
0 (R/C)
0 (R/C)
0 (R/C)
0 (R/C)
0 (R)
0 (R)
VDHOV
VDHUV
VSOVW
VDDOV
TW
TSD
FSIN
NRDY
VDH
overvoltage
flag
VDH
undervoltage
flag
VS overvoltage
warning flag
VDD overvoltage
flag
Thermal
warning flag
Thermal
shutdown flag
Fail-safe
input not
bit
Charge
pump not
ready bit
Bit
Name
Description
15
VDHOV
VDH overvoltage flag. This flag is set and latched as soon as an overvoltage is detected on VDH
supply. It can be cleared by SPI, only if the source of the fault is no longer present.
14
VDHUV
VDH undervoltage flag. This flag is set and latched as soon as an undervoltage is detected on
VDH supply. It can be cleared by SPI, only if the source of the fault is no longer present.
13
VSOVW
VS overvoltage warning flag. This flag is set and latched as soon as an overvoltage is detected
on VS supply. It can be cleared by SPI, only if the source of the fault is no longer present.
12
VDDOV
VDD overvoltage flag. This flag is set and latched as soon as an overvoltage is detected on VDD
supply. It can be cleared by SPI, only if the source of the fault is no longer present.
11
TW
Thermal warning flag. This flag is set and latched as soon as device junction temperature
exceeds TW threshold for a time longer than the corresponding filtering time. It can be cleared by
SPI, only if the source of the fault is no longer present.
10
TSD
Thermal shutdown flag. This flag is set and latched as soon as device junction temperature
exceeds TSD threshold for a time longer than the corresponding filtering time. It can be cleared
by SPI, only if the source of the fault is no longer present.
9
FSIN
Fail-safe input not bit. This bit is the logic OR of DSR2 bits from BIT7 to BIT11. It is automatically
set anytime the FSINB pin is pulled low for a time longer than the corresponding analog filtering
time (tFSINB_filt) and automatically reset anytime the FSINB pin is pulled high for a time longer
than the analog filtering time and FSINHS1=FSINHS2=FSINLS1=FSINLS2=0. It is a read only
bit, so it cannot be cleared by SPI. In case the FSINB pin is left floating, because of the internal
pull-down at the FSINB pin, the value of this bit will be automatically set to one.
8
NRDY
Charge pump not ready bit. This bit is automatically set anytime the charge-pump is enabled and
automatically reset a filtering time (tCP) after its output voltage reaches CPLOW threshold
(VCP_low). It is a read only bit, so it cannot be cleared by SPI.
Table 45. Status register DSR1 (0x01) LSB
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0 (R/C)
(1)
0 (R/C)
0 (R/C)
0 (R/C)
0 (R/C)
0 (R/C)
0 (R/C)
CPLOW
WDGF
DIOOV
DSHS1
DSLS1
DSHS2
DSLS2
P
Charge
pump
low
flag/bit
Watchdog
fault flag
Digital IO
overvoltage flag
VDS monitoring flags
Parity bit
Bit
Name
Description
7
CPLOW
Charge pump low flag/bit. If CP_LOW_CONFIG control bit is set to one, the CPLOW is a read only
status bit automatically set as soon as the charge pump output voltage falls below CPLOW threshold
(VCP_low) for a time longer than the corresponding filtering time (tCP) and automatically reset as soon
as the charge pump output voltage rises back above CPLOW threshold for a time longer than the
filtering time.
If CP_LOW_CONFIG control bit is set to zero, the CPLOW is a read & clear status flag set and latched
as soon as the charge pump output voltage falls below CPLOW threshold (VCP_low) for a time longer
than the corresponding filtering time. The CLOW flag can be cleared by SPI, only if the source of the
fault is no longer present.
L99H92
Status registers
DS14069 - Rev 4
page 51/77



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com