Electronic Components Datasheet Search
  English  ▼

X  

L99H92 Datasheet(PDF) 74 Page - STMicroelectronics

Part # L99H92
Description  Half-bridge pre-driver for automotive applications
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L99H92 Datasheet(HTML) 74 Page - STMicroelectronics

Back Button L99H92 Datasheet HTML 69Page - STMicroelectronics L99H92 Datasheet HTML 70Page - STMicroelectronics L99H92 Datasheet HTML 71Page - STMicroelectronics L99H92 Datasheet HTML 72Page - STMicroelectronics L99H92 Datasheet HTML 73Page - STMicroelectronics L99H92 Datasheet HTML 74Page - STMicroelectronics L99H92 Datasheet HTML 75Page - STMicroelectronics L99H92 Datasheet HTML 76Page - STMicroelectronics L99H92 Datasheet HTML 77Page - STMicroelectronics  
Zoom Inzoom in Zoom Outzoom out
 74 / 77 page
background image
List of tables
Table 1.
Pin definitions and functions ............................................................ 4
Table 2.
Truth table ........................................................................ 9
Table 3.
Dual half-bridge mode ............................................................... 10
Table 4.
Full-bridge monitoring in off-mode ....................................................... 14
Table 5.
Operation codes ................................................................... 20
Table 6.
Global status byte .................................................................. 21
Table 7.
Address definition - device application access ............................................... 22
Table 8.
Address definition - device information read access ........................................... 22
Table 9.
Address definition - RAM access ........................................................ 22
Table 10.
Address definition - ROM access ........................................................ 23
Table 11.
L99H92 information registers map ....................................................... 23
Table 12.
SPI mode registers.................................................................. 24
Table 13.
Burst read bit...................................................................... 24
Table 14.
SPI data length .................................................................... 25
Table 15.
Data consistency check .............................................................. 25
Table 16.
WD type ROM registers .............................................................. 25
Table 17.
Absolute maximum ratings ............................................................ 27
Table 18.
ESD protection .................................................................... 27
Table 19.
Thermal operating range.............................................................. 28
Table 20.
Temperature warning and thermal shutdown ................................................ 28
Table 21.
Packages thermal resistance........................................................... 28
Table 22.
Electrical parameters numbering ........................................................ 28
Table 23.
Operating range.................................................................... 29
Table 24.
Supply, supply monitoring ............................................................. 29
Table 25.
Power-on reset .................................................................... 30
Table 26.
Charge pump electrical characteristics .................................................... 31
Table 27.
Full-bridge driver ................................................................... 31
Table 28.
Drain-source monitoring external full-bridge................................................. 35
Table 29.
Open-load monitoring external full-bridges ................................................. 36
Table 30.
Current sense amplifiers .............................................................. 36
Table 31.
Fail-safe switch-off input FSINB ......................................................... 38
Table 32.
Input: ENABLE .................................................................... 38
Table 33.
Outputs: DIAGN.................................................................... 38
Table 34.
Watchdog ........................................................................ 39
Table 35.
Inputs: CSN, CLK, PWM, DIR, EN and SDI ................................................. 39
Table 36.
DI, CLK and CSN timing .............................................................. 40
Table 37.
SDO............................................................................ 40
Table 38.
SDO timing ....................................................................... 40
Table 39.
CSN timing ....................................................................... 41
Table 40.
Oscillator ........................................................................ 44
Table 41.
Diagnostic table .................................................................... 45
Table 42.
Global status byte GSB .............................................................. 47
Table 43.
Register map...................................................................... 49
Table 44.
Status register DSR1 (0x01) MSB ....................................................... 51
Table 45.
Status register DSR1 (0x01) LSB ........................................................ 51
Table 46.
Status register DSR2 (0x02) MSB ....................................................... 52
Table 47.
Status register DSR2 (0x02) LSB ........................................................ 53
Table 48.
Control register DCR (0x03) MSB ....................................................... 53
Table 49.
Control register DCR (0x03) LSB ........................................................ 54
Table 50.
Control register GD1CR1 (0x04) MSB .................................................... 55
Table 51.
Control register GD1CR1 (0x04) LSB ..................................................... 55
Table 52.
Control register GD1CR2 (0x05) MSB .................................................... 56
Table 53.
Control register GD1CR2 (0x05) LSB ..................................................... 56
L99H92
List of tables
DS14069 - Rev 4
page 74/77



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com