5

TLV6703

www.ti.com

SBOS865B – JANUARY 2018 – REVISED NOVEMBER 2019

Product Folder Links: TLV6703

Submit Documentation Feedback

Copyright © 2018–2019, Texas Instruments Incorporated

(1)

The lowest supply voltage (VDD) at which output is active; tr(VDD) > 15 µs/V. Below V(POR), the output cannot be determined.

(2)

When VDD falls below UVLO, OUT is driven low. The output cannot be determined below V(POR).

7.5 Electrical Characteristics

Over the operating temperature range of TJ = –40°C to +125°C, and 1.8 V < VDD < 18 V (unless otherwise noted).

Typical values are at TJ = 25°C and VDD = 5 V.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

V(POR)

Power-on reset voltage (1)

VOLmax = 0.2 V, output sink current = 15 µA

0.8

V

VIT+

Positive-going input threshold voltage

VDD = 1.8V and 18 V, TJ = 25°C

398

400

402.5

mV

VDD = 1.8V and 18 V, TJ = –40°C to 125°C

396

404

VIT–

Negative-going input threshold voltage

VDD = 1.8V and 18 V, TJ = 25°C

391.6

394.5

397.5

mV

VDD = 1.8V and 18 V, TJ = –40°C to 125°C

387

400

Vhys

Hysteresis voltage (hys = VIT+ – VIT–)

5.5

12

mV

I(SENSE)

Input current (at the SENSE pin)

VDD = 1.8 V and 18 V, VI = 6.5 V

–25

1

25

nA

VOL

Low-level output voltage

VDD = 1.3 V, output sink current = 0.4 mA

250

mV

VDD = 1.8 V, output sink current = 3 mA

250

VDD = 5 V, output sink current = 5 mA

250

Ilkg(OD)

Open-drain output leakage-current

VDD = 1.8 V and 18 V, VO = VDD

300

nA

VDD = 1.8 V, VO = 18 V

300

IDD

Supply current

VDD = 1.8 V, no load

5.5

11

µA

VDD = 5 V

6

13

VDD = 12 V

6

13

VDD = 18 V

7

13

UVLO

Undervoltage lockout (2)

VDD falling

1.3

1.7

V