Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

TPS22954DSQR Datasheet(PDF) 3 Page - Texas Instruments

Part # TPS22954DSQR
Description  TPS2295x 5.7 V, 5 A, 14 mΩ On-Resistance Load Switch
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

TPS22954DSQR Datasheet(HTML) 3 Page - Texas Instruments

  TPS22954DSQR Datasheet HTML 1Page - Texas Instruments TPS22954DSQR Datasheet HTML 2Page - Texas Instruments TPS22954DSQR Datasheet HTML 3Page - Texas Instruments TPS22954DSQR Datasheet HTML 4Page - Texas Instruments TPS22954DSQR Datasheet HTML 5Page - Texas Instruments TPS22954DSQR Datasheet HTML 6Page - Texas Instruments TPS22954DSQR Datasheet HTML 7Page - Texas Instruments TPS22954DSQR Datasheet HTML 8Page - Texas Instruments TPS22954DSQR Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 51 page
background image
GND
(Exposed
thermal pad)
1
2
3
4
IN
IN
BIAS
EN
5
GND
10
9
8
7
OUT
OUT
SNS
PG
6
CT
GND
(Exposed
thermal pad)
1
2
3
4
IN
IN
BIAS
EN
5
GND
10
9
8
7
OUT
OUT
SNS
PG
6
CT
3
TPS22954, TPS22953
www.ti.com
SLVSCT5D – MARCH 2015 – REVISED SEPTEMBER 2016
Product Folder Links: TPS22954 TPS22953
Submit Documentation Feedback
Copyright © 2015–2016, Texas Instruments Incorporated
5 Device Comparison Table
Device
Quick Output
Discharge
Reverse Current
Blocking
Package (Pin)
Body Size
Pin Pitch
TPS22954
Yes
No
DSQ (10)
2.00 mm x 2.00 mm
0.4 mm
DQC (10)
2.00 mm x 3.00 mm
0.5 mm
TPS22953
No
Yes
DSQ (10)
2.00 mm x 2.00 mm
0.4 mm
DQC (10)
2.00 mm x 3.00 mm
0.5 mm
6 Pin Configuration and Functions
DQC/DSQ Package
10 Pin WSON
Top View
DQC/DSQ Package
10 Pin WSON
Bottom View
(1)
Pinout applies to all package versions.
Pin Functions
PIN(1)
I/O
DESCRIPTION
NO.
NAME
1
IN
I
Switch input. Bypass this input with a ceramic capacitor to GND
2
3
BIAS
I
Bias pin and power supply to the device
4
EN
I
Active high switch enable/disable input. Also acts as the input UVLO pin. Use external resistor divider to
adjust the UVLO level. Do not leave floating.
5
GND
—
Device ground
6
CT
O
VOUT slew rate control. Place ceramic cap from CT to GND to change the VOUT slew rate of the device
and limit the inrush current. CT Capacitormust be rated to 25 V or higher
7
PG
O
Power good. This pin is open drain which will pull low when the voltage on EN and/or SNS is below their
respective VIL level
8
SNS
I
Sense pin. Use external resistor divider to adjust the power good level. Do not leave floating
9
OUT
O
Switch output
10
—
Thermal Pad
—
Exposed thermal pad. Tie to GND



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com