| Electronic Components Datasheet Search |
|
4518 Datasheet(PDF) 14 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
4518 Datasheet(HTML) 14 Page - Renesas Technology Corp |
|
14 / 160 page ![]() Rev.3.01 2005.06.15 page 14 of 157 REJ03B0008-0301 4518 Group Port block diagram (6) P60/AIN0, P61/AIN1 Decoder OP6A instruction Register A Aj Aj D Analog input T Q IAP6 instruction Q2j Q1 (Note 3) (Note 1) (Note 2) This symbol represents a parasitic diode on the port. 2: Applied potential to these ports must be VDD or less. 3: j represents bits 0 and 1. 4: k represents bits 2 and 3. Notes 1: P62/AIN2, P63/AIN3 Decoder OP6A instruction Register A Ak Ak D Analog input T Q IAP6 instruction Q22 Q1 (Note 4) (Note 1) (Note 2) (Note 3) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |