Electronic Components Datasheet Search
  English  ▼

X  

M66290AFP Datasheet(PDF) 34 Page - Renesas Technology Corp

Part # M66290AFP
Description  USB DEVICE CONTROLLER
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M66290AFP Datasheet(HTML) 34 Page - Renesas Technology Corp

Back Button M66290AFP Datasheet HTML 30Page - Renesas Technology Corp M66290AFP Datasheet HTML 31Page - Renesas Technology Corp M66290AFP Datasheet HTML 32Page - Renesas Technology Corp M66290AFP Datasheet HTML 33Page - Renesas Technology Corp M66290AFP Datasheet HTML 34Page - Renesas Technology Corp M66290AFP Datasheet HTML 35Page - Renesas Technology Corp M66290AFP Datasheet HTML 36Page - Renesas Technology Corp M66290AFP Datasheet HTML 37Page - Renesas Technology Corp M66290AFP Datasheet HTML 38Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 54 page
background image
USB DEVICE CONTROLLER
M66290AGP/FP
MITSUBISHI <DIGITAL ASSP>
33
Reset
Name
Bit
-
-
0000
W/R
-
-
0
W/R
Write/Read "0"
Appoint the CPU access endpoint.
"0001"=EP1,"0010"=EP2,"0011"=EP3,
"0100"=EP4,"0101"=EP5
EP0 can not be appointed.
Don't change the setting in writing (IN) or in reading (OUT).
Change of the setting of the endpoint of direction IN must be
done after confirmed that IVAL="0" and Creq="0", or IVAL="1"
and Creq="1".
Change of the setting of the endpoint of direction OUT must
be done after confirmed that IVAL="1" and Creq="0", or
IVAL="0" and Creq="1".
CPU access
endpoint
15
RCNT
If this bit is "1", every time when read CPU_FIFO register,
CPU_DTLN register value is counted down.
Read count mode
CPU_EP
[3:0]
Reserved
14 to 4
3 to 0
Bit
Name
Function
W/R
USB
S/W
H/W
CPU_EP[3:0]
RCNT
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D15
D13
D14
(4-1) CPU_FIFO Selection Register (Address : 40h)
Function
Bit
Name
-
-
0
W/R
Write/Read "0"
If the selected endpoint is set to IN, this becomes IN buffer
effective state flag.
When set to "1", it becomes transmit data set state.
(SIE is available to read)
When the data (byte) which exceeds to the maximum packet size
(MXPS) is written, this bit is set to "1".
In short packet transmit, set this bit to "1" after wrote the transmit data.
If IVAL="1" and BCLR="1" is written at the same time, the
effective state flag is set.
(This is effective to transmit 0 length data)
If the selected endpoint is set to OUT, it becomes to
OUT buffer effective state status.
Status "1" shows that there is data which is available to read.
When Creq bit is "0", this bit shows effective value.
This bit is not changed when "1" is written.
Flag is not changed when "0" is written.
IN buffer status
IVAL
13
Reserved
15, 14
Bit
Name
W/R
USB
S/W
H/W
Reset
CPU_DTLN[10:0]
Creq
BCLR
IVAL
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D15
D13
D14
(4-2) CPU_FIFO Control Register (Address : 42h)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com