| Electronic Components Datasheet Search |
|
M66290AFP Datasheet(PDF) 38 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M66290AFP Datasheet(HTML) 38 Page - Renesas Technology Corp |
|
38 / 54 page ![]() USB DEVICE CONTROLLER M66290AGP/FP MITSUBISHI <DIGITAL ASSP> 37 Name Bit Name - - xxxx W/R If the selected endpoint is set to OUT, this becomes to receive data FIFO register. If the selected endpoint is set to IN, this becomes to transmit data FIFO register. If the selected endpoint is set to 8-bit mode, lower 8 bit [7:0] are valid. Read operation when the endpoint appointed direction IN, or write operation when the endpoint appointed direction OUT, is inhibited. DMA_FIFO data DMA_FI FO[15:0] 15 to 0 Bit Function W/R USB S/W H/W Reset DMA_FIFO[15:0] D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D15 D13 D14 (4-6) DMA_FIFO Data Register (Address : 4Ch) Reset Bit - - 1 R - - 000h R If this bit is "0", then access is available to DMA_FIFO register. And if this bit is "0", then the bit of IVAL and DMA_DTLN is valid. This bit is used as DMA request signal (Dreq). DMA_FIFO ready Dreq When read this register, receive data length (byte) is appears. This bit is valid when Dreq bit is "0". DMA_FIFO receive data length DMA_DT LN[10:0] 10 to 0 11 Bit Name Name Function W/R USB S/W H/W |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |