| Electronic Components Datasheet Search |
|
SH7149 Datasheet(PDF) 42 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7149 Datasheet(HTML) 42 Page - Renesas Technology Corp |
|
42 / 1022 page ![]() Rev. 3.00 May 17, 2007 Page xlii of xliv Table 17.7 SH7149 Multiplexed Pins (Port E) ....................................................................... 633 Table 17.8 Multiplexed Pins (Port F) ..................................................................................... 634 Table 17.9 SH7146 Pin Functions in Each Operating Mode .................................................. 635 Table 17.10 SH7149 Pin Functions in Each Operating Mode (1) ........................................ 638 Table 17.11 SH7149 Pin Functions in Each Operating Mode (2) ........................................ 642 Table 17.12 Register Configuration...................................................................................... 646 Table 17.13 Transmit Forms of Input Functions Allocated to Multiple Pins ....................... 695 Section 18 I/O Ports Table 18.1 Register Configuration.......................................................................................... 700 Table 18.2 Port A Data Register L (PADRL) Read/Write Operations ................................... 701 Table 18.3 Register Configuration.......................................................................................... 704 Table 18.4 Port B Data Register (PBDR) Read/Write Operations ......................................... 706 Table 18.5 Register Configuration.......................................................................................... 710 Table 18.6 Port D Data Register L (PDDRL) Read/Write Operations ................................... 711 Table 18.7 Register Configuration.......................................................................................... 715 Table 18.8 Port E Data Register (PEDR) Read/Write Operations.......................................... 718 Table 18.9 Register Configuration.......................................................................................... 721 Table 18.10 Port F Data Register L (PFDRL) Read/Write Operations................................. 722 Section 19 Flash Memory Table 19.1 (1) Relationship between FWE and MD Pins and Operating Modes (SH7146) .............................................................................................................. 727 Table 19.1 (2) Relationship between FWE and MD Pins and Operating Modes (SH7149) .............................................................................................................. 727 Table 19.2 Comparison of Programming Modes.................................................................... 728 Table 19.3 Pin Configuration.................................................................................................. 733 Table 19.4 (1) Register Configuration .................................................................................... 734 Table 19.4 (2) Parameter Configuration ................................................................................. 734 Table 19.5 Register/Parameter and Target Mode ................................................................... 735 Table 19.6 Usable Parameters and Target Modes................................................................... 744 Table 19.7 Overlapping of RAM Area and User MAT Area.................................................. 759 Table 19.8 Peripheral Clock (P φ) Frequency that Can Automatically Adjust Bit Rate of This LSI............................................................................................................ 761 Table 19.9 Hardware Protection ............................................................................................. 779 Table 19.10 Software Protection........................................................................................... 780 Table 19.11 Initiation Intervals of User Branch Processing ................................................. 789 Table 19.12 Initial User Branch Processing Time ................................................................ 789 Table 19.13 Inquiry and Selection Commands..................................................................... 795 Table 19.14 Programming and Erasure Commands ............................................................. 809 Table 19.15 Status Codes...................................................................................................... 820 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |