Electronic Components Datasheet Search
  English  ▼

X  

SH7261 Datasheet(PDF) 359 Page - Renesas Technology Corp

Part # SH7261
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 Datasheet(HTML) 359 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 355Page - Renesas Technology Corp SH7261 Datasheet HTML 356Page - Renesas Technology Corp SH7261 Datasheet HTML 357Page - Renesas Technology Corp SH7261 Datasheet HTML 358Page - Renesas Technology Corp SH7261 Datasheet HTML 359Page - Renesas Technology Corp SH7261 Datasheet HTML 360Page - Renesas Technology Corp SH7261 Datasheet HTML 361Page - Renesas Technology Corp SH7261 Datasheet HTML 362Page - Renesas Technology Corp SH7261 Datasheet HTML 363Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 359 / 1348 page
background image
Section 11 Direct Memory Access Controller (DMAC)
Rev. 2.00 Sep. 07, 2007 Page 327 of 1312
REJ09B0320-0200
Bit
Bit Name
Initial
Value
R/W
Description
9
SRLOD
0
R/W
DMA Source Address Reload Function Enable
This bit specifies whether or not the source address is
reloaded when the DMA transfer end condition is
detected.
When this bit is cleared to "0", reloading is not
executed.
When this bit is set to "1" and the DMA transfer end
condition is detected, the DMA current source address
register (DMCSADRn) is reloaded with the value of the
DMA reload source address register (DMRSADRn).
0: Source address reload function disabled
1: Source address reload function enabled
8
DRLOD
0
R/W
DMA Destination Address Reload Function Enable
This bit specifies whether or not the destination
address is reloaded when the DMA transfer end
condition is detected.
When this bit is cleared to "0", reloading is not re-
executed.
When this bit is set to "1" and the DMA transfer end
condition is detected, the DMA current destination
address register (DMCDADRn) is reloaded with the
value of the DMA reload destination address register
(DMRDADRn).
0: Destination address reload function disabled
1: Destination address reload function enabled
7, 6
All 0
R
Reserved
These bits are always read as 0. The write value
should always be 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com