SH7261 datasheet(735/1348 Pages) RENESAS

735 / 1348 page

Section 16 Serial Communication Interface with FIFO (SCIF)

Rev. 2.00 Sep. 07, 2007 Page 703 of 1312

REJ09B0320-0200

16.3.11

Serial Port Register (SCSPTR)

SCSPTR controls input/output and data of pins multiplexed to SCIF function. Bits 3 and 2 can

control input/output data of SCK pin. Bits 1 and 0 can input data from RxD pin and output data to

TxD pin, so they control break of serial transmitting/receiving.

The CPU can always read and write to SCSPTR. SCSPTR is initialized to H'0050 by a power-on

reset or in deep standby mode.

987654321

0000000001010

R/W

Bit:

Initial value:

R/W:

————————

RRRR

————

——

SCKIO SCKDT

SPB2

Bit

Bit Name

Initial

Value

R/W

Description

15 to 7

—

All 0

Reserved

These bits are always read as 0. The write value should

always be 0.

—

Reserved

This bit is always read as 1. The write value should

always be 1.

—

Reserved

This bit is always read as 0. The write value should

always be 0.

—

Reserved

This bit is always read as 1. The write value should

always be 1.

SCKIO

R/W

SCK Port Input/Output

Indicates input or output of the serial port SCK pin.

When the SCK pin is actually used as a port outputting

the SCKDT bit value, the CKE[1:0] bits in SCSCR

should be cleared to 0.

0: SCKDT bit value not output to SCK pin

1: SCKDT bit value output to SCK pin

SH7261 Datasheet(PDF) 735 Page - Renesas Technology Corp

SH7261 Datasheet(HTML) 735 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL